Reference Design Details

Design Hub

Search Reference Designs

AMD Genoa Server Solution based on Renesas Solution

Reference Design of a full power and timing solution for the AMD Genoa platform, including a latest third-generation common footprint digital multiphase SVI3 power solutions and PCIe Gen 5/6 clock solutions. The third-generation core power solutions could work with the latest trans-inductor voltage regulator (TLVR) technologies to provide industry the best power performance to CPUs, it could also help eliminate some bulk capacitors and save PCB space and cost. Along with core power solutions it also provides a DDR5 power management IC (PMIC), which enables onboard mount DDR5 support. (Programmable logic devices by AMD were previously known as Xilinx)
CATEGORY
Connectivity & communications,Automotive & transportation,Cloud,Data center
PARTS IN DESIGN / BOM BY STORE

The displayed part lists is a small subset of the complete BOM.


MFGR PART# BLK NM

IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY.  SEE LEGAL NOTICES | AVNET EMEA FOR ADDITIONAL INFORMATION.

 

AMD Genoa Server Solution based on Renesas Solution

Display portlet menu