Building Scalable Embedded Systems with AMD MicroBlaze RISC-V for FPGAs and Adaptive SoCs
26 Feb 2026 - 26 Feb 2026
Germany, Leinfelden-Echterdingen
From concept to deployment - gain the tools and knowledge to build scalable embedded systems with AMD’s MicroBlaze RISC-V for FPGAs and SoCs.
This one-day technical seminar focuses on the new AMD MicroBlaze RISC-V for FPGAs and adaptive SoCs. Unlike the traditional MicroBlaze, it provides open-source based toolchains and extensibility. Flexible core configuration provides scalability to support a wide range of embedded applications.
Whether you’re refining existing designs or exploring new possibilities with RISC-V, this seminar is designed to support your development journey with clarity and confidence.
Date & location
- February 26th, 2026 - Parkhotel Stuttgart Messe-Airport GmbH & Co. KG, Filderbahnstraße 2, 70771 Leinfelden-Echterdingen, Germany
Agenda
| Time | Session | |
|---|---|---|
| 08:45 | Arrival and Welcome | |
| 09:00 |
Why MicroBlaze is now RISC-V
|
|
| 10:30 | Coffee Break | |
| 11:00 |
Setting up the MicroBlaze RISC-V Processing System
|
|
| 12:30 | Lunch and networking | |
| 13:30 |
Embedded Software Design using Unified Vitis
|
|
| 15:00 | Coffee Break | |
| 15:30 |
Application Design and Debugging
|
|
| 17:00 | Seminar Wrap-Up and Final Remarks | |
Seats are limited – register early to secure your spot!

Registration
Registration is closed.
RELATED EVENTS

Unlock Power Efficiency with onsemi
Join us for a series of insightful sessions, live Q&As, and interactive discussions that will equip you with the knowledge and tools to stay ahead in the rapidly evolving world of power electronics.

Wireless Elite Day: l’expérience des leaders du marché
Rejoignez-nous pour une journée dédiée aux dernières innovations et avancées en matière de Wireless – spécialement conçue pour les ingénieurs et professionnels techniques.

Versal Adaptive SoC Architecture and Design Flow
Join Avnet Silica and AMD for a technical workshop dedicated to the latest innovations in Adaptive SoC design.