Microchip’s RISC-V Solutions
online, on-demand
Webinar 1: RISC-V introduction – How to leverage open ISA in Microchip’s FPGA platforms
You will learn about the advantages of RISC-V open Instruction Set Architecture (ISA). We will also give an an overview of Microchip's RISC-V IP core offering, supporting a variety of Instruction Set Extensions. The bus connectivity & on-board memory options allow design engineers to create custom platforms able to meet their specific requirements with the lowest power consumption, highest level of performances in the smallest form factor. These advantages make RISC-V the ideal candidate for edge processing applications for System Critical, Transportation, Industrial Automation, Medical and Automotive markets.
Webinar 2: Microchip Multicore RISC-V based PolarFire® SoC platform – Linux & RealTime capable
Learn about Microchip's new PolarFire® SoC FPGA family. An innovative architecture, combining low power consumption, thermal efficiency with defense grade security for smart, connected systems able to address edge processing requirements for Industrial Automation, Automotive & Medical applications. It's the first system on chip (SoC) field-programmable gate array (FPGA) with a deterministic, coherent RISC-V CPU cluster enabling Linux and real-time applications.
Presenter
Luca Cattaneo
Programmable Foundational Group ESEs Team Manager, EMEA
RELATED EVENTS

STMicroelectronics Tech Innovation Day
Join STMicroelectronics and Avnet Silica for a technology day dedicated to the latest developments in embedded processing, sensing, connectivity, security and AI-assisted development.

STMicroelectronics & Avnet Silica Technical Seminar: Getting Started with STM32C5
We are pleased to invite you to an STMicroelectronics & Avnet Silica Technical Seminar.

Renesas CRA Tech Days
This technical seminar on Cyber Resilience Act (CRA) combines theory and hands on learning, taking you from core concepts through to practical implementation using Renesas hardware.