AMD Tech Day Germany
15 Sep 2026 - 15 Sep 2026
Germany, Hamburg
Migrating to AMD Spartan™ UltraScale+™ and Running Zephyr on MicroBlaze™ V for AMD FPGA Families
This full-day technical seminar gives engineers a practical overview of modern AMD FPGA platforms, with a focus on Kintex™ UltraScale+™ Gen2 and Spartan™ UltraScale+™.
The sessions cover key architectural updates, especially around I/O, memory, and migration considerations.
In the afternoon, the focus shifts to embedded processing with RISC-V, MicroBlaze™ V, and Zephyr RTOS. The hands-on session on the SCU35 platform will demonstrate how to build, adapt, and run Zephyr-based applications on MicroBlaze™ V, including practical guidance from experienced embedded and hardware design expert.
Key topics include:
- Kintex™ UltraScale+™ Gen2 and Spartan™ UltraScale+™ overview, with focus on I/O and memory
- Key differences in Spartan™ UltraScale+™ and migration considerations for existing designs
- Introduction to RISC-V, MicroBlaze™ V and Zephyr RTOS
- Running Zephyr RTOS on MicroBlaze™ V
- Hands-on demo: Building and running custom Zephyr applications on SCU35 using MicroBlaze™ V, supported by Python scripts to simplify the design flow
Date & Location
15 September 2026 - Hotel Hamburg Hafen, Seewartenstraße 9, 20459 Hamburg, Germany
Agenda
| Time | Session |
|---|---|
| 09:30 - 10:00 | Welcome, Registration & Open Technical Exchange Meet with our experts - An open, informal optional session to discuss your current designs, challenges, or questions with AMD and Avnet Silica experts before the formal agenda begins. |
| 10:00 - 10:15 | AMD Portfolio & Platform Update A concise update on AMD FPGA roadmap, platform direction, and key topics relevant to current and next generation designs. |
| 10:15 - 11:00 | Kintex™ UltraScale+™ Gen2 & Spartan™ UltraScale+™ Architecture Overview An overview of Kintex™ UltraScale+™ Gen2 devices and the Spartan™ Ultrascale+™ (SUP), with a focus on I/O capabilities, memory architecture, and updated device availability. |
| 11:00 - 11:15 | Coffee Break |
| 11:15 - 12:15 | Migrating to Spartan™ UltraScale+™: Key Differences and Design Considerations A deep dive into what changes when moving to SUP, including architectural differences, tool flow impacts, and practical points to consider when migrating existing designs. |
| 12:15 - 13:15 | Lunch |
| 13:15 - 14:15 | RISC V on AMD FPGAs: Introducing MicroBlaze™ V An introduction to MicroBlaze™ V, AMD’s RISC V–based soft processor, covering positioning, capabilities, and typical use cases compared to traditional MicroBlaze™ implementations. |
| 14:15 - 15:15 | Zephyr RTOS Fundamentals on MicroBlaze™ V An overview of the Zephyr real time operating system and what it enables on MicroBlaze™ V, including software architecture, ecosystem support, and integration considerations. |
| 15:15 - 15:30 | Coffee break |
| 15:30 - 16:30 | Live Demo: From Vivado™ to quickly deploy on the SCU35 Hands-on demo: Building and running custom Zephyr applications on SCU35 using MicroBlaze™ V, supported by Python scripts to simplify the design flow. |
| 16:30 - 17:00 | Technical Q&A Open Q&A to address platform specifics, migration challenges, tool flows, and software questions raised throughout the day. |
| 17:00 | Open Forum An open discussion session for deeper technical conversations, follow up questions, and peer to peer exchange. |
Partners
Registration
RELATED EVENTS
The Future of Healthcare
Learn how innovations like AI/ML, edge computing, and real-time monitoring are addressing modern healthcare challenges, from enhancing patient independence to revolutionising clinical workflows.
The Rise of Intelligent Robotics
Discover how various forms of AI — from generative to analytical to physical — are enabling robots to adapt, learn, and operate in increasingly complex environments.
CI/CD Strategies for HIL Testing of Embedded Systems
A collaboration between Codelab and Avnet Silica, this webinar will explore how adopting a CI/CD approach can help overcome today's challenges in product development.