Multi-Tile Synchronization Characterization and Performance on the Zynq UltraScale+ RFSoC Gen 3
online, on-demand

Synchronizing data converters is critical for phased array and massive-MIMO applications, and effects like architecture, alignment, temperature, voltage and process can impact performance. In this webinar, we will review the Xilinx Zynq ® UltraScale+ ™ RFSoC data converter structure and recent multi-tile synchronization characterization and performance. A design methodology using HDL Coder ™ from MathWorks will be shown for custom implementations of multi-tile synchronization on the Xilinx ZCU208 evaluation kit.
Speakers
- David Brubaker - Product Line Manager, Zynq Ultrascale+ RFSOC, Xilinx
- Fred Kellerman - Wireless Communications FPGA Sysem Architect, Avnet
RELATED EVENTS

STMicroelectronics Tech Innovation Day
Join STMicroelectronics and Avnet Silica for a technology day dedicated to the latest developments in embedded processing, sensing, connectivity, security and AI-assisted development.

AMD Agentic AI tools and high-speed IO workshop
Join Avnet Silica and AMD for a technical workshop dedicated to the latest innovations in Adaptive SoC design.

STMicroelectronics & Avnet Silica Technical Seminar: Getting Started with STM32C5
We are pleased to invite you to an STMicroelectronics & Avnet Silica Technical Seminar.