Multi-Tile Synchronization Characterization and Performance on the Zynq UltraScale+ RFSoC Gen 3
online, on-demand

Synchronizing data converters is critical for phased array and massive-MIMO applications, and effects like architecture, alignment, temperature, voltage and process can impact performance. In this webinar, we will review the Xilinx Zynq ® UltraScale+ ™ RFSoC data converter structure and recent multi-tile synchronization characterization and performance. A design methodology using HDL Coder ™ from MathWorks will be shown for custom implementations of multi-tile synchronization on the Xilinx ZCU208 evaluation kit.
Speakers
- David Brubaker - Product Line Manager, Zynq Ultrascale+ RFSOC, Xilinx
- Fred Kellerman - Wireless Communications FPGA Sysem Architect, Avnet
RELATED EVENTS

AMD Agentic AI tools and high-speed IO workshop
Join Avnet Silica and AMD for a technical workshop dedicated to the latest innovations in Adaptive SoC design.

Renesas CRA Tech Days
This technical seminar on Cyber Resilience Act (CRA) combines theory and hands on learning, taking you from core concepts through to practical implementation using Renesas hardware.

Digital Tech Summit 2026
Avnet Silica is coming to Digital Tech Summit 2026, Denmark's largest event for digitalisation and AI. Over two days, more than 4,700 specialists, leaders and researchers will gather for 100+ sessions, keynotes and startup pitches.