AMD Embedded Tour 2026 Toulouse | Avnet Silica

Hero Banner

Training & Events

AMD Embedded Tour 2026

AMD Embedded Tour 2026

02 Jun 2026 - 02 Jun 2026

Toulouse, France


AMD Embedded Tour 2026 banner

 

Join Avnet Silica for the AMD Embedded Tour – Toulouse

The AMD Embedded Tour is back for 2026 and comes to Toulouse for the first time. 

This Toulouse stop delivers a space focused edition of the tour, exploring how the AMD Versal™ space-grade portfolio is evolving to meet the demanding requirements of modern space missions, from qualification and reliability through to AI, RF and high performance signal processing. Attendees will receive the latest updates on current and upcoming Versal™ space-grade products, including qualification status, radiation results and roadmap plans.

The agenda combines in depth technical product sessions with practical design examples, covering AI Engines for DSP workloads, Versal AI Edge Gen 2 processing, RF signal processing and radiation performance across Versal™, Versal™ Gen 2 and Versal™ RF adaptice SoCs. Additional sessions address power delivery, thermal mitigation and AMD Vitis™ AI workflows, alongside live demos and dedicated breaks for technical discussion with AMD and local European experts.
 

REGISTER NOW

 

Date & Location

2 June 2026 - Cite de l'espace, Av. Jean Gonord, 31500 Toulouse

 

Agenda

Time Session
08:30 - 09:00 Registration
09:00 - 09:10 Welcome and opening remarks
Setting the scene for the day, outlining key themes and what attendees can expect from the programme.
09:10 - 09:30 AMD Versal™ space-grade product portfolio
An overview of the current AMD Versal™ space-grade product portfolio, including status updates and an introduction to the Class Y VC1902.
09:30 - 10:00 AMD Versal™ qualification and reliability
An update on Class B qualification for VC1902 and VE2302, along with the qualification plan for the VC1902 Class Y device.
10:00 - 10:30 Design example #1 – AMD Versal™ AI Core adaptive SoC
A practical design example demonstrating how AMD Versal™ AI Engines can be used to implement a DSP workload on the Versal™ AI Core architecture.
10:30 - 10:45 Coffee break
10:45 - 11:15 AMD Versal™ AI Edge Gen 2 adaptive SoC overview
A detailed product overview of Versal™ AI Edge Gen 2 adaptive SoCs, presented by a local European expert.
11:15 - 11:45 AMD Versal™ RF adaptive SoC overview
An introduction to the Versal™ RF platform, highlighting key features and capabilities for RF centric applications, presented by a local European expert.
11:45 - 12:00 AMD Versal™ Sspace-grade portfolio roadmap
A roadmap update building on the Versal AI Edge Gen 2 and Versal™ RF platforms, outlining plans and timelines for space grade versions.
12:00 - 14:00 Lunch and demos
Networking lunch with live demonstrations and informal technical discussions.
14:00 - 14:30 Design example #2 – AMD Versal™ AI Edge Gen 2 adaptive SoCs
A design example focusing on the Versal™ AI Edge Gen 2 processing system, including concepts such as lockstep operation.
14:30 - 15:15 Radiation-Grade Portfolio update – AMD Versal™, Versal™ Gen 2 and Versal™ RF adaptive SoCs
A summary of Gen 1 radiation data, including GTY and AI Engines, with updates on current radiation testing for Versal™ AI Edge Gen 2 and Versal™ RF adaptive SoCs.
15:15 - 15:30 Coffee break
15:30 - 16:00 AMD Versal™ power delivery and thermal mitigation
Key considerations for power delivery and thermal management when designing with Versal™ devices.
16:00 - 16:30 Design example #3 – AMD Versal™ RF adaptive SoCs
A practical example showing how to implement FFT and/or channelizsation using AMD Versal™ RF hard IP.
16:30 - 17:00 AI with AMD Vitis™ AI on Versal™ AI Edge Gen 2 adaptive SoCs
A condensed overview of AI development using AMD Vitis™ AI, with a focus on Versal™ AI Edge Gen 2 adaptive SoCs.
17:00 - 17:15 Raffle and closing remarks
Key takeaways from the day, final remarks, and the closing raffle.

 

Event in collaboration with:

 

Registration

 

 

AMD Embedded Tour 2026 Toulouse | Avnet Silica

RELATED EVENTS

No related events found