This is a toast message
AMD Virtex UltraScale+ FPGA Starter Recipe
Virtex UltraScale+ devices provide the highest performance and integration capabilities in a 14nm/16nm FinFET node. AMD 3rd generation 3D ICs use stacked silicon interconnect (SSI) technology to break through the limitations of Moore's law and deliver the highest signal processing and serial I/O bandwidth to satisfy the most demanding design requirements. (Programmable logic devices by AMD were previously known as Xilinx)
CATEGORY
Programmable logic
CREATED DATE:
Viewed 111 times
Bookmark
REFERENCE DESIGN
Would you like this design to be modifiable in the future?
PARTS IN DESIGN / BOM BY STORE
The displayed part lists is a small subset of the complete BOM.
| MFGR | PART# | BLK NM |
|---|
If you are not a customer of Avnet , please Register Here for Design Hub to interact with the AVAIL
design tool and view BOM lists.
IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY. SEE LEGAL NOTICES | AVNET EMEA FOR ADDITIONAL INFORMATION.
RELATED ARTICLES
RELATED EVENTS
