Multi-Tile Synchronization Characterization and Performance on the Zynq UltraScale+ RFSoC Gen 3
online, on-demand
Synchronizing data converters is critical for phased array and massive-MIMO applications, and effects like architecture, alignment, temperature, voltage and process can impact performance. In this webinar, we will review the Xilinx Zynq ® UltraScale+ ™ RFSoC data converter structure and recent multi-tile synchronization characterization and performance. A design methodology using HDL Coder ™ from MathWorks will be shown for custom implementations of multi-tile synchronization on the Xilinx ZCU208 evaluation kit.
Speakers
- David Brubaker - Product Line Manager, Zynq Ultrascale+ RFSOC, Xilinx
- Fred Kellerman - Wireless Communications FPGA Sysem Architect, Avnet
RELATED EVENTS
Tech Day for Industrial and IoT with STMicroelectronics
Join Avnet Silica and STMicroelectronics for a deep-dive technical seminar designed specifically for developers, hardware designers, and embedded engineers building tomorrow’s connected systems.
Nordic Semiconductor nRF54L hands-on workshop
Avnet Silica and Nordic Semiconductor are pleased to invite you to this technical seminar dedicated to the next generation of nRF54L wireless microcontrollers.
Deploy Edge AI at GPU-level performance
Join Avnet Silica and DEEPX for an exclusive one-hour webinar introducing cutting-edge AI inference acceleration technology now available in Europe.