Expanding the SoC portfolio
AMD's SoC portfolio integrates the software programmability of a processor with the hardware programmability of an FPGA, providing you with unrivaled levels of system performance, flexibility, and scalability. The portfolio gives your designs overall system benefits of power reduction and lower cost with fast time to market. Unlike traditional SoC processing solutions, the flexible programmable logic provides you with optimization and differentiation, allowing you to add the peripherals and accelerators you need to adapt to a broad base of applications.
Feature summary - AMD SoC, MPSoC and RFSoC
|
Processing System
|
Zynq-7000 SoC | Zynq UltraScale+ MPSoC | Zynq UltraScale+ RFSoC |
|---|---|---|---|
| Application Processing Unit | Single/Dual-core ARM Cortex-A9 MPCore™ up to 1GHz | Dual/Quad-core ARM Cortex-A53 MPCore up to 1.5GHz | Quad-core ARM Cortex-A53 MPCore up to 1.5GHz |
| Real-Time Processing Unit | - | Dual-core ARM Cortex-R5 MPCore up to 600MHz | Dual-core ARM Cortex-R5 MPCore up to 533MHz |
| Multimedia Processing | - | GPU ARM Mali™-400 MP2 up to 667MHz, Video Codec supporting H.264-H.265 |
- |
| Dynamic Memory Interface | DDR3, DDR3L, DDR2, LPDDR2 | DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 | DDR4, LPDDR4, DDR3, DDR3L, LPDDR3 |
| High-Speed Peripherals | USB 2.0, Gigabit Ethernet, SD/SDIO | PCIe® Gen2, USB3.0, SATA 3.1, DisplayPort, Gigabit Ethernet, SD/SDIO | PCIe® Gen2, USB3.0, SATA 3.1, DisplayPort, Gigabit Ethernet, SD/SDIO |
| Security | RSA, AES, and SHA, ARM TrustZone® | RSA, AES, and SHA, ARM TrustZone | RSA, AES, SHA, ARM TrustZone |
| Max I/O Pins | 128 | 214 | 214 |
|
Programmable Logic
|
Zynq-7000 SoC | Zynq UltraScale+ MPSoC | Zynq UltraScale+ RFSoC |
|---|---|---|---|
| Max Logic Cells / System Logic Cells (K) |
444 | 1,143 | 930 |
| Max Memory (Mb) | 26.5 | 70.6 | 60.5 |
| Max DSP Slices | 2,020 | 3,528 | 4,272 |
| 33G Transceivers | - | - | 16 |
| Max I/O Pins | 250 | 668 | 456 |
|
RF Signal Chain
|
Zynq-7000 SoC | Zynq UltraScale+ MPSoC | Zynq UltraScale+ RFSoC |
|---|---|---|---|
| Max ADCs | - | - | 16 |
| Max DACs | - | - | 16 |
| Soft-Decision FEC Cores | - | - | 8 |
PDF Document
Zynq-7000 SoC Product Selection Guide
Zynq-7000 All Programmable SoC Product Selection Guide
Design Hub
Avnet Silica Design Hub
Browse and review hundreds of proven reference designs to accelerate your design process. Our designs can be modified and saved in our AVAIL design tool and then exported to your CAD tool of choice.
AMD Embedded Tour 2025
Building on last year’s success, the AMD Embedded Tour is back on the road. These one-day events are designed for engineers and innovators working on real-world embedded challenges. Taking place across seven locations, it's your chance to connect directly with AMD and Avnet Silica experts, explore technologies from leading partners, and exchange ideas with fellow professionals.
With two focused tracks and a deep dive into AMD’s embedded portfolio - x86, FPGA, adaptive SoCs, and advanced tools - this event is built to support your next project.
- Warsaw - 5th June
- Milan - 10th June
- Massy - 11th June
- Rome - 12th June
- Madrid - 17th June
- Grenoble - 25th June
- Stuttgart - 26th June