Reference Design Details

Design Hub

Search Reference Designs

Cost-Optimized AMD Zynq UltraScale+ MPSoC ZU4/ZU5/ZU6/ZU7/ZU9 Power Tree based on NXP Solution

This design presents a cost-optimized power solution with NXP's FS56 + PF81 + PF52 PMIC solutions for powering AMD's Zynq UltraScale+ MPSoC ZU4 / ZU5 / ZU6 / ZU7 / ZU9.
CATEGORY
Automotive & transportation
System On ChipProcessorMicrocontrollerPMICPMICDDR Termination Regulator(3.3 - 5V, 3A)I2CVin(3.3V, 10A)PWRONPGOODVCCBRAM, VCCINT_IO, VCCINT, VCC_PSINTFP, VCC_PSINTFP_DDR , VCC_PSINTLP(0.85V, 16A)VPS_MGTRAVCC (0.85V, 2.5A)VPS_MGTRAVTT (1.8V, 2.5A)VCC_PSDDR_PLL (1.8V, 2.5A)VCCAUX_IO, VCCAUX, VCCADC, VCCO, VCC_PSAUX,  VCC_PSADC, VCC_PSDDR_PLL (1.8V, 2.5A)VCCINT_VCU (0.9V, 2.5A)VMGTAVCC (0.9V, 2.5A)VMGTAVTT (1.2V, 2.5A)VCCO_PSIO (1.8V, 0.4A)VCC_PSPLL (1.8V, 0.4A)Reserved (3.3V, 0.4A)(1.2V, 2.5A)(0.6V, 2.5A)(2.5V, 0.4A)Wake/IgnitionFail Safe State12V
PARTS IN DESIGN / BOM BY STORE

Grayed out parts are unavailable for purchase on Avnet Silica.

The displayed part lists is a small subset of the complete BOM.


MFGR PART# BLK NM
NXPMPF5200AMBA0ESPMIC
NXPMC33PF8101A0ESPMIC
NXPMFS5600AVMA0EPR2PMIC

×
Modify Design

We will notify the design team. Visit the "My Designs" tab for updates when the design is available to modify. Thank you.

IMPORTANT NOTICE AND DISCLAIMER: AVNET PROVIDES THESE DESIGN FILES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY.  SEE LEGAL NOTICES | AVNET EMEA FOR ADDITIONAL INFORMATION.

 

Cost-Optimized AMD Zynq UltraScale+ MPSoC ZU4/ZU5/ZU6/ZU7/ZU9 Power Tree based on NXP Solution

Display portlet menu