Winning Combinations to Design Faster

IDT Renesas Wireline infrastructure computing Title (MT)

Display portlet menu

Wireline infrastructure computing

IDT Renesas Wireline infrastructure computing (MM)

Display portlet menu

Reduce component count and logistics

With demanding power and performance requirements, wireline infrastructure computing elements are placing increasingly difficult demands on power and timing solutions. The combination of high performance and specialized timing along with a broad portfolio of power products addresses the needs of these modern systems.

Timing requirements are especially challenging in the latest wireline equipment. Solutions offered to meet these challenges include the industry’s best and most flexible support of SyncE/IEEE1588 providing a single chip synchronization solution to reduce component count and logistics.

Typical applications include 10G-400G Ethernet switches, enterprise core and edge routers, optical transport networks, packet transport networks, and access network equipment.

IDT Renesas Wireline infrastructure computing (LC)

Display portlet menu

Recommended products

Products Description Documents
Digital Multiphase Controller    
ISL68127 Digital dual output, 7-phase configurable, PWN controller with PMBus Datasheet
ISL68124 Digital dual output, 4-phase configurable, PWN controller with PMBus Datasheet
Digital PWM Controller    
ZL8802 Dual channel/dual phase PMBus ChargeMode control DC/DC digital controller Datasheet
Synchronous Driver for Multiphase PWM    
ISLS6617 PWM doubler with phase shedding function and output monitoring feature Datasheet
Smart Power Stage    
ISL99227 Smart power stage (SPS) module with integrated high accuracy current and temperature monitors Datasheet
ISL99227B Smart power stage (SPS) module with integrated high accuracy current and temperature monitors Datasheet
Clock Generator    
8A340xx ClockMatrix™ multichannel digital PLL  
8V49NS0412 FemtoClock® NG 12-output clock generator  
PCI Express Clock Buffer    
9DBL0851 8-output 3.3V PCIe zero-delay buffer Datasheet

 

Block diagram

wireline diagram
 

Click here to enlarge image 

 

Renesas Winning Combo Main Link (HTML)

Display portlet menu

Have a question? Contact us

Email:
For general questions:
yourmessage@avnet.eu

Local Avnet Silica offices:
Click here to find contact information for your local Avnet Silica team.