Custom Meta Tags - Dynamic

Hero Banner

New Product Introduction

NPI Body

TRIA SM2S-ZUSP

SM2S-ZUSP - Module is based on Xilinx Zynq UltraScale+ MPSoC and supports ZU2, ZU3, ZU4 or ZU5 FPGA complexity

Front side of TRIA SM2S-ZUSP Compute Module

The TRIA SM2S-ZUSP module is based on Xilinx Zynq UltraScale+ MPSoC and supports ZU2, ZU3, ZU4 or ZU5 FPGA complexity.

Zynq UltraScale+ MPSoC devices provide 64-bit processor scalability while combining real-time control with soft and hard engines for graphics, video, waveform, and packet processing. Integrating an ARM®-based system for advanced analytics and on-chip programmable logic for task acceleration creates unlimited possibilities for applications including 5G Wireless, next generation ADAS, Internet-of-Things, Industrial Automation, Medical, Transportation and Robotics.

TRIA SM2S-ZUSP offers dual-core or quad-core ARM Cortex™-A53 processors in combination with dual ARM Cortex-R5 real time processors and ARM Mali™-400 GPU. It provides DDR4 SDRAM with optional ECC, dedicated DDR4 SDRAM for the Programmable Logic, up to 64GB eMMC Flash memory, Dual Gigabit Ethernet, PCI Express, USB 3.0, an on-board Wireless Module as well as an extensive set of interfaces for embedded applications.

The module is compliant with the SMARC™ 2.0 standard, allowing easy integration with SMARC baseboards. For evaluation and design-in of the SM2S-ZUSP module, Tria provides a development platform and a starter kit. Support for Linux is available (Android support on request).

 

Highlights

  • Dual or Quad core ARM Cortex-A53 Application Processors up to 1.5GHz
  • Dual core ARM Cortex-R5 Real-Time Processors up to 600MHz
  • Mali-400 MP2 Graphics Processor (optional)
  • H.264 / H.265 Video Codec (optional)
  • Up to 8GB DDR4 SDRAM, ECC support (optional)
  • Up to 2GB DDR4 SDRAM for FPGA (optional)
  • Up to 64GB eMMC Flash
  • SATA-III interface (6Gbps)
  • DisplayPort interface
  • Dual-channel LVDS interface (optional)
  • MIPI CSI-2 Camera Interface (optional)
  • Up to 2x PCI Express x2 Gen. 3
  • Up to 1x USB 3.0/2.0 Host interface
  • Up to 3x USB 2.0 Host interface
  • 1x USB 2.0 Host/Device interface
  • Gigabit Ethernet (single or dual)
  • Wireless Module (optional)
  • 1x MMC/SD/SDIO interface
  • 2x CAN interface
  • UART, SPI, I2C
  • Rich FPGA I/O
  • SMARC 2.0 Compliant

 

 

Body Content Spots

Supplier Logo

Content Spots

Related Document



Have a question?

Get in touch:
Click here to find contact information for your local Avnet Silica team.