Custom Meta Tags - Dynamic

Hero Banner

New Product Introduction

NPI Body

Espressif Systems ESP32-C6

A low-power and cost-effective 2.4 GHz Wi-Fi 6 + Bluetooth 5 (LE) + Thread/Zigbee SoC, with a 32-bit RISC-V Core, for securely connected devices

ESP32-C6 is Espressif’s first Wi-Fi 6 SoC integrating 2.4 GHz Wi-Fi 6, Bluetooth 5 (LE) and the 802.15.4 protocol. ESP32-C6 achieves an industry-leading RF performance, with reliable security features and multiple memory resources for IoT products. It consists of a high-performance (HP) 32-bit RISC-V processor, which can be clocked up to 160 MHz, and a low-power (LP) 32-bit RISC-V processor, which can be clocked up to 20 MHz. It has a 320KB ROM, a 512KB SRAM, and works with external flash. It comes with 30 (QFN40) or 22 (QFN32) programmable GPIOs, with support for SPI, UART, I2C, I2S, RMT, TWAI, PWM, SDIO, Motor Control PWM.

Key features

2.4 GHz Wi-Fi 6 + Bluetooth 5 (LE), LP subsystem along with an HP system
Best-in-class security features
Enabling matter
Improved performance in noisy and congested environments

Additional features

CPU & Memory

A high-performance (HP) 32-bit RISC-V processor, which can be clocked up to 160 MHz, and a low-power (LP) 32-bit RISC-V processor, which can be clocked up to 20 MHz
320 KB ROM, 512 KB SRAM, SPI/Dual SPI/Quad SPI/QPI supports multiple flash

Connectivity

2.4 GHz Wi-Fi 802.11b/g/n/ax, supports a 20 MHz bandwidth for the 802.11ax mode and a 20/40 MHz bandwidth for the 802.11b/g/n mode
Bluetooth 5 (LE) with Long Range support
Wi-Fi and Bluetooth LE mesh support
IEEE Standard 802.15.4-2015, supports Thread and Zigbee
Matter support

Peripherals

30 (QFN40) or 22 (QFN32) programmable GPIOs: SPI, UART, I2 C, I2 S, RMT, TWAI, PWM, SDIO, Motor Control PWM, ADC, Temperature sensor

Security

RSA-3072-based secure boot
AES-128/256-XTS-based flash encryption
Digital signature peripheral and the HMAC peripheral
Trusted execution environment (TEE) controller and access permission management (APM)
Random Number Generator (RNG)
Hardware acceleration support for cryptographic algorithms