

application note

Document information

Information	Content
Keywords	Thermal design, LFPAK56D, LFPAK33, LFPAK56, LFPAK88
Abstract	Thermal design guide: estimate of MOSFET power dissipation capability depending on PCB design.



1. Introduction

This application note is a guide to assist design engineers in understanding the power dissipation limits of the LFPAK family of packages. The maximum power that a MOSFET can dissipate is considered as a function of the Printed Circuit Board (PCB) design, using some common configurations. The application notes comprises of three main sections. The first section gives some background on MOSFET power loss and the thermal environment. The next two sections address separately the low power LFPAKs (LFPAK56D and LFPAK33) and the high power LFPAKs (LFPAK56 and LFPAK88).



2. MOSFET power dissipation and the design environment

During normal operation, MOSFETs can exhibit three kinds of power losses:

- Switching losses due to voltage and current being non-zero during the transition between the ON and OFF states.
- Conduction losses when the device is fully on due to its on-state resistance R_{DSon}.
- Avalanche losses if the device breakdown voltage is exceeded and an avalanche event occurs.

The shape of the power can change depending on the nature of the load. A generalized model of the total power dissipated by a MOSFET is the sum of these three losses, see Equation (1).

$$P_{tot} = P_{sw} + P_{cond} + P_{av} \tag{1}$$

In addition to electrical requirements another challenge is often the harsh environment that a device needs to operate in, particularly in terms of temperature. For instance, in automotive and industrial applications it's not uncommon to encounter high ambient temperature requirements, (from 85 $^{\circ}$ C up to 125 $^{\circ}$ C), this limits the amount of power that a MOSFET can safely handle.

Semiconductor devices are not the only parts to consider when dealing with high temperatures. For instance, the PCB material FR4 has a maximum operating temperature of around 130 $^{\circ}$ C, depending on manufacturer and chemistry, this is much lower than the limit specified for the junction of a silicon die (175 $^{\circ}$ C).

Modern applications continue to push the limits of power MOSFETs, while searching for better and better performances. As a consequence thermals have become one of the most important aspects of systems design. One way to address thermal issues is to carefully choose a device with the appropriate performances and provide a good enough path through which heat can flow freely, avoiding any impact on the device reliability.

2.1. Heat propagation phenomena

Heat propagates because of a temperature difference between the junction and the outside/ ambient. Propagation occurs from junction and the outside/ambient through different material, from solids (silicon, copper, FR4, aluminum) to fluids (surrounding air or even air pockets trapped in the solder joints on the PCB). Heat finds a path whether it's defined by an engineer or not. This means that if the path is not designed correctly then heat might get trapped and raise the temperature of one or multiple mediums.

The physical phenomena by which heat can propagate are: conduction, convection and radiation.



2.1.1. Conduction

Conduction is the propagation of heat in a solid medium due to a temperature difference within it, and it is caused by the random movement of atoms and molecules. The rate of heat flow Q is directly proportional to the cross-section area A, temperature difference and thermal conductivity k. It is inversely proportional to the length x of the heat path, see Equation (2).



$$Q = k \cdot A \cdot \frac{T_I - T_2}{x}$$
(2)

Thermal conductivity, measured as W/(mK), is a physical property of a material and defines its ability to conduct heat. The higher its value the higher the rate of heat transfer, therefore the better thermal conductor. From Equation 2 it can be derived that rate of heat flow is measured in W. Therefore, heat is measured in Joule (Ws).

Table 1 lists some materials with their thermal conductivity values. Air is a very bad conductor of heat, thus a good thermal insulator. It's thermal conductivity is 2,000 times lower than that of steel. Notice how thermal glue has a very low thermal conductivity of less than 2, (generic brand). Thermal glue is not a good thermal conductor, however its main function is to create a good fit between two surfaces that otherwise would form trapped pockets of air, which is 100 times a better insulator than the glue itself.

© Nexperia B.V. 2020. All rights reserved

Material	k (W/mK)
Air (not moving)	0.024
Brick	0.6
Glass	0.8
Thermal glue	1.78
Steel	50.2
Brass	109
Silicon	130
Aluminium	205
Copper	385
Silver	406
Diamond	1000

2.1.2. Convection

Convection is the transfer of heat from a solid body to a fluid due to its movement with respect to the surface of the body, and it is promoted by a difference in temperature between the two mediums. The fluid may be a gas (air) or a liquid.

Here the rate of heat flow depends only on surface A, temperature difference and convection coefficient h, see Equation (3).



$$Q = h \cdot A \cdot (T_s - T_{amb})$$
⁽³⁾

The convection coefficient is not a physical property of the fluid (like the conduction coefficient) but an abstract quantity verified by experimentation. It depends on fluid density, velocity, viscosity, turbulence and on the solid medium surface geometry.

The convection coefficient is measured in $W/(m^2K)$. <u>Table 2</u> lists some values measured in different scenarios of free/natural and forced cooling.

Table 2. Thermal convection coefficient values

Flow type	h (W/m ² K)		
	Free air	Forced cooling	
Gases	2 - 20	25 - 300	
Air	10	100	
Liquids	50 - 1,000	100 - 40,000	
Phase change	2,500 - 100,000		

As can be seen during a phase change the convection coefficient rises dramatically up to 100,000. This is due to the fact that during a phase change all the energy involved, and transferred to the fluid, is used to rearrange molecules structure and does not result in a temperature change.

2.1.3. Radiation

Radiation is the propagation of heat via infrared radiation.

The main benefit of radiation is that as the ambient temperature increases, and the component temperature with it, the heat transfer by radiation increases as well. As you can see in Equation (4), it depends on the fourth power of temperature. The radiation is bigger but not by a lot and the overall effect is that radiation does not help a body get cooler.



$$Q = \boldsymbol{\varepsilon} \cdot \boldsymbol{\sigma} \cdot A \cdot (T_1^4 - T_2^4) \tag{4}$$

The amount of radiation is determined by the surface emissivity. Emissivity of a material is measured between 0 and 1. A perfect emitter is called a black body because it emits 100% of the energy it absorbs, and is assigned an emissivity value of 1. <u>Table 3</u> below gives emissivity values for different materials.

Material	Emissivity coefficient (ε)
Aluminium, polished	0.05
Aluminium, oxidized	0.25
Black electrical tape	0.95
Copper, polished	0.01
Copper, oxidized	0.65
Steel, oxidized	0.88
Water	0.98

Table 3. Typical emissivity values

A new piece of polished aluminum has emissivity of 0.05, (not good), its emissivity increases as it oxides by 5 times. Every object emits thermal radiation, the amount of radiation that a particular object emits as a function of wavelength looks as a bell shaped curve. Energy is emitted at all frequencies but the major part of the emission occurs at a certain wavelength range which depends on the source temperature. The higher the temperature the higher the frequency (lower the wavelength), that is why we see materials change color as they heat up.

At the receiving side, for most of the surfaces, the same graph looks quite flat but to a very small range of wavelengths at which the object absorbs all the impinging radiation. These surfaces are called selective surfaces, because they absorb only certain wavelengths.

2.2. Thermal – Electrical analogy

When considering thermal propagation, classical methods of analysis may be used. These are based on the thermal equations and thermal networks. These describe the paths through which heat propagates through mediums or from one medium to another.

Any thermal network can be modelled by means of an electrical circuit. An analogy for every thermal parameter can be found in the electrical domain. The respective analogues of electric potential and current are temperature difference and rate of heat flow. Based on these it may be observed that the thermal resistance is the ratio of temperature and rate of heat flow similarly to how the voltage and current ratio defines the electrical resistance using Ohm's law. The main analogies may be seen in <u>Table 4</u> below. Based on these, thermal networks can be solved using many of the electrical theory laws such as Ohm's and Kirchhoff's laws. Also circuits can be simplified by means of series and parallel resistor equivalences.

Thermal	Electrical
Temperature T (°C)	Voltage V (V)
Rate of heat flow Q (W)	Current I (A)
Thermal resistance R _{th} (K/W)	Resistance R (Ω)
Thermal capacitance C _{th} [W·s/K]	Capacitance C (A·s/V = F)

An example of a thermal circuit modelled in the electrical domain using a SPICE software may be seen in <u>Fig. 5</u>. <u>Fig. 6</u> shows the response of this example circuit as a temperature plot, where the transient and steady state thermal behaviour may be seen.



2.2.1. Thermal resistance

Thermal resistance is a measure of the inertia of a material or medium towards heat flow, just like the electrical resistance is to the movement of electrons. It is therefore a physical property of the specific component. It is calculated as the ratio of the temperature difference between two points and the rate of heat flow, therefore as K/W. The thermal and electrical models may be seen in the pictures below.



Every phenomenon governing how heat flows, namely conduction, convection and radiation, has its own thermal resistance. Each one of them depends inversely on a coefficient and surface or cross section area of the material from where heat is generated or simply passing through. In conduction the resistance depends directly to the length of the medium.

2.2.2. Thermal capacitance

Thermal capacitance, sometimes known also as thermal mass, is a property of a material which represents how much heat (thermal energy) it can store in time, similar to its electrical counterpart with electrical energy. Thermal capacitance provides also a quantity of the inertia against temperature fluctuations, the higher the value the harder it will be to drive the stored energy in or out.



Thermal capacitance is typically referred to using the symbol C_{th} , and it's measured as J/K. For a body of uniform composition, it can be approximated as the product of mass (m) of the body and specific heat capacity (C_p), which is the heat capacity of a sample of the substance divided by the mass of the sample.

2.2.3. Transient and steady state thermal behavior

- Thermal transients describe temperatures which are changing, even at the end of the analysis window. An example may be observed below in the yellow part of the junction temperature plot.
- Steady state thermals describe the stable region where temperatures show minimal to no change at all. These temperature remain unchanged with the passing of time and thus represent the final values a system might show under constant conditions.



2.3. MOSFET steady state thermal characteristics

This section focuses on two important MOSFET thermal aspects. The junction to mounting base thermal resistance as well as the junction to ambient thermal resistance. The aim in this chapter is to overview the two thermal paths and to show the thermal network which describes these paths.

2.3.1. Thermal resistance junction to mounting base - Rth(j-mb)

The thermal heat path between the MOSFET junction to its mounting base is one of the most important thermal specifications on a data sheet. It is represented by the overall junction to mounting base thermal resistance which is a value describing the ease with which heat is conducted along this path due to the different materials is going through. In Fig. 10, a MOSFET depiction is represented with the thermal resistive network between the junction to mounting base.

As the MOSFET and its parts are 3 dimensional so is the mentioned heat path, thus the 2 dimensional resistor network seen below is actually 3 dimensional in reality. Referring back to the R_{th(j-mb)}, it is important to remember that the value encompasses the whole network. Lastly, the parameter describes the steady state thermal characteristics, thus one should use average power dissipation values in order to obtain the temperatures reached by the MOSFET.



2.3.2. Thermal resistance junction to ambient - R_{th(j-a)}

The thermal heat path between the MOSFET junction and the ambient encompasses paths within the MOSFET itself as well as additional ones when a MOSFET is mounted onto a PCB. Hence, heat may spread from the junction towards the mounting base and the case. Afterwards, when the extremities of the MOSFET are reached, the heat will flow into the surroundings via the PCB or directly from the case. These heat paths are depicted in Fig. 11.

Fig. 11 a) shows the heat moving from the junction to the mounting base and to the case top and afterwards to the ambient. Fig. 11 b) shows the heat moving from the mounting base to the PCB and through it in order to reach the ambient.



A simplified thermal circuit may be seen in <u>Fig. 12</u>. It is important to notice that the two thermal paths from the component to the ambient are in parallel, thus improving both may be redundant.



A more cost effective method of reducing the thermal resistance between the MOSFET to the surroundings may be to focus on one of the thermal paths and improve it in the best way possible.

<u>Fig. 13</u> shows a thermal circuit which encompasses the MOSFET the PCB and the environment, it may be observed that the three heat spreading methods are shown by individual thermal resistors. In this particular case, the heat spreads:

- Through *conduction* from the junction towards the outside of the MOSFET, represented by the mounting base and the case.
- From the case to the ambient the heat propagates through convection and radiation.
- From the mounting base to the PCB and into it, *conduction* is again the main way of propagation.
- From the PCB into the environment *convection* and *conduction* are the main methods through which heat propagates to the ambient, radiation is usually negligible.



The thermal circuit seen in <u>Fig. 13</u> is also represented in <u>Fig. 1</u>. Finally, the two thermal resistor networks highlighted in green are also represented in <u>Fig. 12</u>.

2.3.3. PCB thermal limitation and the 1 Watt rule

As previously described, the junction to ambient thermal path contains the board or PCB. This is often made from FR4 material, which from a thermal and electrical perspective is an insulator. Moreover, planes, pours and traces of copper are also present as these provide the circuit interconnections. Altogether we can consider them as forming the board and giving it a certain thermal characteristic called the board thermal resistance. It was found that this value is approximately **50-60** *K/W*, depending on the amount of copper, insulation layer thickness and other factors. Since this is specific to the materials and dimensions of a board, this limit is imposed.

Moreover, the ambient temperature in which a board operates, the thermal limitations of a system, the FR4 temperature limit of 120 °C to 140 °C, as well as the temperature ranges within which a board needs to function in, gives rise to a power limitation. These same dependencies can be noted from the following equations:

Thermal resistivity
$$\left[\frac{W}{mK}\right] = \frac{l}{Thermal \ conductivity}\left[\frac{mK}{W}\right]$$
(5)

Thermal resistance
$$\left[\frac{K}{W}\right] = Thermal resitivity \left[\frac{W}{mK}\right] \times \frac{Thickness [m]}{Area [m^2]}$$
 (6)

Thermal resistance
$$\left[\frac{K}{W}\right] = \frac{\text{Temperature difference } [K]}{\text{Power } [m]}$$
 (7)

PCB thickness, area and thermal resistivity determine the PCB thermal resistance, given in K/W. Hence, given a specific ambient temperature and a maximum FR4 temperature, or the system maximum operation temperature, a Δ T is obtained.

Example: calculate the power dissipation of a MOSFET mounted on an FR4 PCB within an automotive environment where the ambient temperature is 80 °C.

- The FR4 PCB material has a thermal resistance R_{th(FR4 PCB)} = 50 K/W
- The FR4 PCB material maximum temperature (T_{FR4(max)}) = 130 °C
- The ambient temperature T_{amb} = 80 °C

$$\Delta T = T_{FR4(max)} - T_{(amb)} = 130 \ ^{\circ}C - 80 \ ^{\circ}C = 50 \ ^{\circ}C \tag{8}$$

$$P = \frac{R_{th(FR4 PCB)}}{\Delta T} = \frac{50 K}{50 K/W} = 1 W$$
(9)

Given the above ambient temperature and FR4 PCB characteristics, approximately 1 watt of power may be dissipated in a MOSFET within this automotive environment.

2.3.4. Thermal nomenclature

Terminology surrounding thermal characterization of power MOSFETs has been revised multiple times over the years. Regardless of these efforts, standards organizations and semiconductor manufacturers may still use different names when referring to the same thermal parameter, or to slightly different variations of it. The terms often used to indicate one or the other type of thermal resistance are: R and θ . In the case of junction to ambient, the $R_{th(j-amb)} = R_{\theta(j-amb)} = \theta_{(j-amb)}$.

3. LFPAK56D and LFPAK33

3.1. Simple configuration with a single layer

In this section, we will present the maximum power dissipation results for a simple PCB configuration using a single layer with varying copper area.

Results for the LFPAK56D and LFPAK33 packages are given, for the LFPAK56D with only one or with both MOSFETs conducting.

3.1.1. LFPAK56D

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer, see Fig. 14.

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of the top copper area.



The graph in Fig. 15 captures two important factors:

- T_j depends greatly on length "x" and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a "law of diminishing returns". In other words, we cannot keep on adding more copper area in the hope of

continuing to reduce T_j. As can be seen from <u>Fig. 15</u> below, T_j will plateau at around 50 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.



Care must be taken for T_j above 120 °C as PCB temperature directly under the transistor would be close to the MOSFET $T_j.$

An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)}$ = 175 °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In Fig. 16 the maximum power for the conditions given is as follows:





3.1.2. LFPAK56D only one MOSFET active at a time

In a typical half bridge application only one MOSFET conducts at a time. In the graph below, <u>Fig. 17</u>, 1 W is dissipated in the left MOSFET (blue curve). We can see that 1 W dissipation in one MOSFET is not equivalent to 0.5 W dissipation in each of the two MOSFETs (yellow curve).



As can be seen temperature is higher in the case of one MOSFET dissipating 1 W than it is with two MOSFETs each dissipating 0.5 W. When only one MOSFET is active the second MOSFET does not make a significant contribution to the total dissipation capability - meaning that if one MOSFET is off the heating is not shared equally between the two. This is further explained by the thermal network shown in Fig. 19.

An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)}$ = 175 °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB. In Fig. 18 the maximum power for the conditions given is as follows:

- T_{amb} = 20 °C: Max power is 3.35 W with only left MOSFET
- T_{amb} = 80 °C: Max power is 2.1 W with only left MOSFET



The concept of the second MOSFET half-sharing the thermal dissipation when turned off is not true – see $\underline{Fig. 19}$

Dual MOSFET thermal resistance configuration:

We can see that the thermal path between both MOSFETs inside the package is highly resistive (100 K/W).



3.1.3. LFPAK33

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied in the MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 µm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- · The simulation is carried out for conduction, convection and radiation heat transfer
- · There is no forced air cooling applied i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_i) as a function of top copper area.

LFPAK MOSFET thermal design guide



The graph in Fig. 21 captures two important factors:

- Ti depends greatly on length "x" and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a "law of diminishing returns". In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_i. As can be seen from Fig. 21 below, T_i will plateau at around 40 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.

Care must be taken for T_i above 120 °C as PCB temperature directly under the transistor would be close to the MOSFET T_i.





An alternative to the previous approach is to look at the maximum power allowed before reaching T_{i(max)} = 175 °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

17 / 52

In the graph below, Fig. 22, the maximum power for the conditions given is as follows:





3.2. Usual configuration: 4 layers + vias

In this section, we will present the maximum power dissipation results for a PCB configuration using 4 layers + vias for dissipation on the bottom layer, with varying copper area.

Results for the LFPAK56D and LFPAK33 packages are given, for the LFPAK56D with only one or with both MOSFETs conducting.

3.2.1. LFPAK56D

Set-up:

- 4 layers + vias (vias number increases with the copper area with a maximum of 25 vias for each side)
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness on all layers (external and internal) is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The common PCB stack-up is 4 layers with vias under MOSFETs to create a dissipation path to the heatsink.

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area. In Fig. 23 below, we can see the vias configuration:



LFPAK MOSFET thermal design guide



Vias configuration: square vias used for ease of simulation.

Fig. 24. Sectional view: LFPAK56D

Table 5. Limitation of number of vias

X (mm)	vias configuration				
minimal footprint	2+2 vias	Maximum number of vias able to be inserted in the copper surface	Vias pitch 2.5 mm Vias side length 0.7 mm		
6	9+9 vias		Copper thickness 70 µm No solder fill		
8	12+12 vias				
10	20+20 vias				
15	25+25 vias	25 vias maximum			
20	25+25 vias				
25	25+25 vias				
30	25+25 vias				
35	25+25 vias				
40	25+25 vias				
50	25+25 vias				

The graph in Fig. 25 captures two important factors:

- T_j depends greatly on length "x" and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a "law of diminishing returns". In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_j. As can be seen from the graph in <u>Fig. 25</u>, T_j will plateau at around 36 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.

Care must be taken for T_j above 120 °C as the PCB temperature directly under the transistor would be close to the MOSFET T_j .



An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)}$ = 175 °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In the graph below, Fig. 26 the maximum power for the conditions given is as follows:

 T_{amb} = 20 °C: Max power is 5.3 W per MOSFET (2 × 5.3 W permissible in this package) T_{amb} = 80 °C: Max power is 3.55 W per MOSFET (2 × 3.55 W permissible in this package)



3.2.2. LFPAK56D only one MOSFET active at a time

In a typical half bridge application only one MOSFET conducts at a time. Fig. 27 below shows the results for 1 W applied to the left MOSFET (blue curve). We can see that 1 W dissipated in one MOSFET is not equivalent to 0.5 W dissipation in each of the two MOSFETs (yellow curve).

As can be seen temperature is higher in the case of one MOSFET conducting with 1 W than it is with two MOSFETs each dissipating 0.5 W.





An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)}$ = 175 °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In Fig. 28 the maximum power for the conditions given is as follows:

- T_{amb} = 20 °C: Max power is 6 W with only left MOSFET
- T_{amb} = 80 °C: Max power is 4 W with only left MOSFET



Fig. 28. Power dissipation as a function of copper side length x for LFPAK56D; one MOSFET

As previously mentioned, when only one MOSFET is active the second MOSFET does not make a significant contributution to the total dissipation capability – see Fig. 19.

3.2.3. LFPAK33

Set-up:

- 4 layers + vias (vias number increases with the copper area with a maximum of 25 vias for each side)
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied in the MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness on all layers (external and internal) is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The common PCB stack-up is 4 layers with vias under the MOSFETs to create a dissipation path to the heatsink.

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

In Fig. 29 below, we can see the vias configuration:





Fig. 30. Sectional view: LFPAK33

Table 6. Vias configuration

X (mm)	vias configuration		
minimal footprint	1 via	Maximum number of vias able to be	Vias pitch 2.5 mm Vias side length 0.7 mm
6	6 vias	inserted in the copper	Copper thickness 70 µm
8	9 vias		
10	20 vias		
15	25 vias	25 vias maximum	-
20	25 vias		
25	25 vias		
30	25 vias		
35	25 vias		
40	25 vias		
50	25 vias		

The graph Fig. 31 captures two important factors:

- T_j depends greatly on length "x" and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a "law of diminishing returns". In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_j. As can be seen from <u>Fig. 31</u> below T_j will plateau at around 33 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.

Care must be taken for T_j above 120 °C as PCB temperature directly under the transistor would be close to the MOSFET $T_j.$

LFPAK MOSFET thermal design guide



Fig. 31. Junction temperature as a function of copper side length x for LFPAK33

An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)}$ = 175 °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In the graph below the maximum power for the conditions given is as follows:





3.3. Placement advice for improved dissipation

In this section, we will present some results for two MOSFETs placed close to each other on a single layer PCB with varying copper area.

3.3.1. LFPAK56D

Simulation of two MOSFETs placed next to each other is carried out and checked against results seen in <u>section 2.1</u>. The aim is to understand the dissipation effect that the two LFPAK56D have on one another.

Set-up

- 1 layer on the top side
- MOSFET power dissipation is 0.5 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 200 x 150 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness on all layers (external and internal) is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

- 2 mm gap between right and left copper layers
- Simulation carried out for different length "x"
- 0.5 W applied on each internal MOSFET



The graph in <u>Fig. 34</u> shows:

- The results (in green) are similar to the ones observed in <u>section 2.1</u> (slightly higher +3 °C)
- This is due to the low conductivity of FR4, despite only 2 mm gap it showed no heat transfer from one copper area to the other

application note

LFPAK MOSFET thermal design guide



3.3.2. LFPAK33

Simulation of two MOSFETs placed next to each other is carried out and checked against results seen in <u>section 2.3</u>. The aim is to understand the dissipation effect that the two MOSFETs have on one another.

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.5 W applied in the MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 200 x 150 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
 - The simulation is carried out for conduction, convection and radiation heat transfer
- · There is no forced air cooling applied i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_i) as a function of top copper area.

- 2 mm gap between right and left copper layers
- Simulation carried out for different length "x"
- 0.5 W applied on each MOSFET

LFPAK MOSFET thermal design guide



The graph in Fig. 37 shows:

- The results for x > 20 mm are similar to the ones observed in section 2.3 (slightly higher +3 °C)
- This is due to the low conductivity of FR4, despite only 2 mm gap it showed no heat transfer from one copper area to the other
- For x < 20 mm results show up to 20 °C higher compared to the results from section 2.3.
- This is due to the MOSFETs being brought closer to each other as a result of reduced copper area – note that in this case the space between MOSFETs is half the space between MOSFETs in the case of LFPAK56D

In Fig. 36 you can see that for x = 10 mm, the distance between the LFPAK33 MOSFETs is approximatively 10 mm. Less than 20 mm apart, the MOSFETs are close enough to heat each other, hence we start to see a temperature difference.

LFPAK MOSFET thermal design guide





3.4. Comparison between two LFPAK56 and one LFPAK56D, then one LFPAK56D and two LFPAK33

In this section we will present some comparative results for different package devices on a single layer board with varying copper area.

3.4.1. Two LFPAK56 to LFPAK56D

In this section the results of two single LFPAK56 MOSFETs are compared to the results of one dual LFPAK56D MOSFET (see <u>Section 3.1.1</u>)

The aim is to highlight the benefit of using one LFPAK56D dual MOSFET instead of two single LFPAK56 MOSFETs.

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.5 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 µm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_i) as a function of top copper area.

- Same gap between copper layer was used for both single LFPAK56 and dual LFPAK56D
- Simulation carried out for different length "x".
- 0.5 W applied on each MOSFET



The graph in <u>Fig. 39</u> shows:

 Overall two single LFPAK56 show better heat dissipation than one dual LFPAK56D by up to approximately 10 °C. This is due to the larger surface area of the LFPAK56 drain tab giving improved heat spreading and thermal dissipation.

LFPAK MOSFET thermal design guide

- Note that the 10 °C is the relative figure between the two packages, the most important factor is the operating junction temperature
 - If there is enough margin before reaching 175 °C at the junction, then LFPAK56D offers an attractive option due to its space saving



3.4.2. LFPAK56D to two LFPAK33

In this section the results of one dual LFPAK56D MOSFET are compared to the results of two single LFPAK33 MOSFETs (see section 4.2)

Aim is to highlight the benefit of using one LFPAK56D dual instead of two single LFPAK33.

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.5 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

- Same gap between copper layer was used for both single LFPAK33 and dual LFPAK56D
- Simulation carried out for different length "x"
- 0.5 W applied on each MOSFET

LFPAK MOSFET thermal design guide



The graph in Fig. 41 shows:

- Overall two single LFPAK33 show better heat dissipation than a dual LFPAK56D by up to approximately 5 °C. This is due to the larger drain surface area of the LFPAK33 offering better thermal dissipation, (less improvement than with LFPAK56 as LFPAK33 is a smaller package).
- Note that the 5 °C is the relative figure between the two packages, the most important factor is the operating junction temperature.
- If there is enough margin before reaching 175 °C at the junction, then LFPAK56D offers an attractive option due to all the advantages that one component offers versus two in terms of PCB layout, placement, cost effectiveness, etc.



3.5. Impact of R_{th(j-mb)} compared to R_{th(mb-a)}

Dissipation losses from the MOSFET junction are not mainly limited by the thermal resistance R_{th(i-mb)} as this is very low. The high thermal path for heat dissipation is presented by the thermal resistance R_{th(mb-amb)} (mounting base to PCB to ambient).



Example: for the part number BUK7M15-60E (LFPAK33, 15 mΩ, 60 V) the maximum thermal resistance junction to mounting base is 2.43 K/W:

Table 7. Thermal resistance BUK7M15-60E						
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	Fig. 5	-	2.01	2.43	K/W

Using thermal simulation (Flotherm) with the following conditions:

0.5 W of losses in the MOSFET, air ambient is 20 °C, 35 µm copper, we can calculate some thermal resistance.

- R_{th(j-mb)} is 0.8 K/W
 - This is a lower value than given in the data sheet due to the simulation using ideal conditions
- As can be seen in Table 8 below, thermal resistance for other items have high value compared Rth j-mb
- The total thermal resistance, junction to ambient, is 59.4 K/W when using 65.4 °C as (ambient) reference point.

Table 8 lists temperatures for different points captured in the simulation and shown in Fig. 43.

Thermal resistance part	Temperature (°C)	R _{th} (K/W)	
Junction	95.1	-	
Mounting base	94.7	0.8	
PCB under MOSFET	88.6	12.2	
PCB to the right of the MOSFET	86.6	4	
Ambient air 0.5 mm over the top of the PCB	79.1	15	

Table 8 Breakdown of thermal resistance for a simple case

Thermal resistance part	Temperature (°C)	R _{th} (K/W)
Ambient air 1 mm over the top of the PCB	65.4	27.4



Due to the very low thermal resistance between junction and mounting base it is very important to take care of design surrounding the MOSFET, (i.e. thermal vias, copper area, heat sink, water cooling, air cooling), in order to reduce the total thermal resistance.

4. LFPAK56 and LFPAK88

4.1. Simple configuration with a single layer

In this section, we will present the maximum power dissipation results for a simple PCB configuration using a single layer with varying copper area.

Results are given for the LFPAK56 and LFPAK88 packages. Models used are based on 1 m Ω LFPAK56E and LFPAK88.

4.1.1. Set-up:

- 1 copper layer on the top
- MOSFET power dissipation is 1 W, 1.5 W and 2 W
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- PCB operating temperature of 120 °C and T_i of 175 °C are highlighted in graphs
- Copper thickness is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer, see Fig. 44.

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of the top copper area and calculate the maximum power that can be safely dissipated in the MOSFET to reach a T_j of 175 °C.



4.1.2. Junction temperature as a function of copper area

The graphs in Fig. 45 and Fig. 46 capture two important factors:

- T_j depends greatly on length "x" and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a "law of diminishing returns". In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_j. As can be seen from <u>Fig. 45</u> below, for LFPAK56, 1 W profile, T_j will plateau at around 55 °C.



Note: Standard FR4 PCBs operate at a maximum temperature of 120 °C, care must be taken for $T_j > 120$ °C as the PCB area directly under the transistor will be close to the MOSFET junction temperature, (due to low R_{th(j-mb)}).

The graphs below also shows the absolute minimum copper area needed for $T_i \le 175$ °C.







4.1.3. Maximum allowed power dissipation as a function of copper area

The maximum allowed power dissipation is shown in <u>Fig. 47</u> and <u>Fig. 48</u> below, for different ambient temperature and copper side length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

From graphs in <u>Fig. 47</u> and <u>Fig. 48</u> the maximum permissible power, (T_{amb} = 20 °C), is 5.05 W and 5.9 W for the LFPAK56 and LFPAK88 packages respectively:

Table 9. Maximum power dissipation

Device	T _{amb} = 20 °C	T _{amb} = 80 °C
LFPAK56	5.05 W	3.2 W
LFPAK88	5.9 W	3.8 W







© Nexperia B.V. 2020. All rights reserved

4.2. Usual configuration: 4 layers + vias

In this section, we will present the maximum power dissipation results for a PCB configuration using 4 layers + vias for dissipation on the bottom layer, with varying copper area.

Results are given for the LFPAK56 and LFPAK88 packages.

4.2.1. Set-up:

- Four layers with vias (max number of vias is 25 and for small copper areas this number will decrease accordingly, see <u>Table 10</u>)
- MOSFET power dissipation is 1 W, 1.5 W and 2 W
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- PCB operating temperature of 120 °C and T_i of 175 °C are highlighted in graphs
- Copper thickness of all layers is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- · The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The common PCB stack-up is 4 layers with vias under the MOSFET to create a dissipation path to heatsink (no heat sink was used in simulation).

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of copper area (same area size applied to all layers).



The configuration of the vias is shown below in Fig. 49 and Fig. 50:

LFPAK MOSFET thermal design guide



Vias configuration: square vias used for ease of simulation.

Fig. 50. Sectional view: LFPAK56

Table 10. Limitation of number of vias

X (mm)	Vias configuration	Comments	Vias information		
6	9 vias	Maximum number of	Square vias: length 0.7 mm		
8		vias able to be inserted in the copper area	Vias pitch: 2.5 mm (between vias in columns)		
10	20 vias				
15	25 vias	25 vias maximum	2.0 mm (between vias in		
20	25 vias		Copper thickness 70 µm		
25	25 vias		No solder fill		
30	25 vias				
35	25 vias				
40	25 vias				
45	25 vias				
50	25 vias				
60	25 vias				

4.2.2. Junction temperature as a function of copper area (4 layers and vias)

The graphs in <u>Fig. 51</u> and <u>Fig. 52</u> below show the junction temperature as a function of drain copper area following the same trend as the single layer PCB configuration in that:

- T_i depends greatly on copper area
- The ability of the top copper to provide heatsinking for the MOSFET shows a "law of diminishing returns".







4.2.3. Maximum allowed power dissipation as a function of copper area (4 layers and vias)

From graphs in Fig. 53 and Fig. 54 the maximum power for a given package and conditions are as follows:

Table 11. Maximum power dissipation

Device	T _{amb} = 20 °C	T _{amb} = 80 °C
LFPAK56	9.6 W	6.3 W
LFPAK88	10.65 W	6.9 W



Fig. 53. Maximum permissible power dissipation as a function of copper side length "x" for LFPAK56



4.3. Simple configuration with a single split layer of copper

In this section, we will present the maximum power dissipation results as per the previous section for a simple PCB configuration using a single layer and varying copper area, but with copper layer split in two part (one part placed under the drain tab of the MOSFET and the other under the source pins).

Results are given for the LFPAK88 package only.

4.3.1. Set-up:

- 1 copper layer on the top split into two areas:
 - 3/5 of area under drain tab
 - 2/5 of area under source pins
- MOSFET power dissipation is 1 W, 1.5 W and 2 W
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- PCB operating temperature of 120 °C and T_i of 175 °C are highlighted in graphs
- Copper thickness is 2 oz./ft² (70 µm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer, see Fig. 55.

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of the top copper area.



The graph in Fig. 56 captures what has been previously mentioned in terms of copper area and heat dissipation i.e. the bigger the area the better the thermal performance. More importantly in this configuration, it shows the importance in considering the source pins of an LFPAK MOSFET as a thermal path for efficiently dissipating heat.

The graph in Fig. 56 also shows that coper area of length "x" = 40 mm in split copper configuration provides a performance equivalent of that provided in the solid (non-split) copper area of length "x" = 60 mm.

Split copper configuration for length "x" = 40 mm is as follows:

- · 24 mm x 40 mm copper area placed under the drain tab of the LFPAK MOSFET
- 16 mm x 40 mm copper area placed under the source pins of the LFPAK MOSFET



Note: Standard FR4 PCBs operate at maximum temperature of 120 °C, care must be taken for $T_j > 120$ °C as PCB area directly under the transistor would be close to the MOSFET junction temperature (due to low R_{th(j-mb)}).

Results are for LFPAK88, but the principle applies to all Nexperia clip bond LFPAK devices. T_{amb} = 20 °C: Max power of ~6 W is achieved with an area of 40 mm x 40 mm single copper layer in split configuration, whist previously shown to require an area of 60 mm x 60 mm for single solid copper layer.



4.4. Impact of R_{th(j-mb)} compared to R_{th(mb-amb)}

The thermal resistance $R_{th(j\text{-}mb)}$ of the MOSFET is very low and therefore dissipation losses are mainly limited by the high thermal resistive path presented by $R_{th(mb\text{-}amb)}$ (mounting base to ambient).



Example: for the part number BUK7S1R0-40H (LFPAK88, 1 m Ω , 40 V) the maximum thermal resistance junction to mounting base is 0.4 K/W, see <u>Table 12</u>:

Table 12. Thermal resistance BUK7S1R0-40H

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base		-	0.35	0.4	K/W

Using thermal simulation (Flotherm) with the following conditions:

- 1 W of losses in the MOSFET
- Ambient air temperature of 20 °C
- 70 µm copper

we can calculate the thermal resistance for different paths, example:

- 1 W of losses in the MOSFET
- Junction temperature = 52.2 °C
- Mounting base temperature = 52.0 °C
- $R_{\Theta} = \Delta T / P => R_{th(j-mb)} = 0.2 \text{ K/W}.$

This is lower than the measured value given in the data sheet due to simulation using ideal conditions.

As can be seen in Fig. 58 below, the thermal resistance between mounting base and ambient is of much higher value (~30 K/W) than $R_{th(i-mb)}$.

LFPAK MOSFET thermal design guide



Fig. 58. Thermal resistance LFPAK88: single layer copper profile (50 x 50 mm)



LFPAK MOSFET thermal design guide



16 x 40 mm)

5. Conclusion

All the LFPAK packages offer a very good junction to mounting base thermal performance, meaning that the mounting base can be near to the junction temperature, but this is often limited by the PCB high temperature capability.

It is very important for designs to reduce the thermal resistance between mounting base and the ambient environment as this will present the bottleneck in heat dissipation. All of Nexperia LFPAK packages use clip bond technology making their source pins a good thermal path in addition to the thermal path provided by the drain tab. To take full advantage of this feature, it is important for PCB layout designs to consider placing a good amount of copper under the source pins. The drain tab still presents the main thermal path for heat dissipation and should be the focus for any thermal design layout.

In all cases a configuration with 4 layers with vias substantially improves the heat dissipation.

This thermal guide establishes the necessary principles in thermal design approaches, combined with LFPAK packages features (i.e. low $R_{th(j-mb)}$ and source clip bond) offer the designer good options in optimizing PCB thermal design.

Good thermal design practices should be applied to take advantage of the very good thermal performance LFPAK packages and $T_{i(max)}$ must be kept < 175 °C for safe operation.

6. Revision history

fable 13. Revision history			
Revision number	Date	Description	
3.0	2020-07-22	Section 2 added.	
2.0	2019-05-09	Additional section added for LFPAK56 and LFPAK88. Formatting of graphs updated.	
1.0	2019-02-04	Initial version of the document	

7. Legal information

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer's third party customer's hird party customer's. Nexperia does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

List of Tables

4
4
5
6
20
24
33
33
37
39
41
44
47

LFPAK MOSFET thermal design guide

List of Figures

Fig. 1. Thermal propogation phenomena3
Fig. 2. Conduction in a solid medium
Fig. 3. Convection in free air4
Fig. 4. Radiation5
Fig. 5. SPICE model
Fig. 6. Response
Fig. 7. Thermal and electrical resistance models7
Fig. 8. Thermal and electrical capacitance models7
Fig. 9. Transient and steady state thermal behavior
Fig. 10. Thermal path junction to mounting base
Fig. 11. Thermal path junction to ambient9
Fig. 12. Simplified Rth(j-a) thermal paths9
Fig. 13. Thermal circuit, MOSFET, PCB and environment. 10
Fig. 14. Copper area configuration: LFPAK56D, single top copper layer
Fig. 15. Junction temperature as a function of copper side length x for LFPAK56D
Fig. 16. Maximum permissible power dissipation as a function of copper side length x for LFPAK56D14
Fig. 17. Junction temperature as a function of copper side length x for LFPAK56D; one MOSFET conducting15
Fig. 18. Maximum power as a function of side length x for LFPAK56D; one MOSFET conducting15
Fig. 19. Thermal resistance configuration
Fig. 20. Copper area configuration: LFPAK33, single top copper layer
Fig. 21. Junction temperature as a function of copper side length x for LFPAK3317
Fig. 22. Maximum permissible power dissipation as a function of copper side length x for LFPAK33
Fig. 23. Copper area configuration: LFPAK56D, 4
Fig. 24 Sectional view: LEPAK56D 20
Fig. 25. Junction temperature as a function of copper side length x for I FPAK56D 20
Fig. 26. Maximum permissible power dissipation as a function of copper side length x for LFPAK56D
Fig. 27. Junction temperature as a function of copper side length x for LFPAK56D; one MOSFET22
Fig. 28. Power dissipation as a function of copper side length x for LFPAK56D; one MOSFET22
Fig. 29. copper area configuration: LFPAK33, 4 layers with vias
Fig. 30. Sectional view: LFPAK33
Fig. 31. Junction temperature as a function of copper side length x for LFPAK3325
Fig. 32. Maximum permissible power dissipation as a function of copper side length x for LFPAK3325

application note

Contents

1 Introduction 2
2 MOSEET power discipation and the design
2. MOSFET power dissipation and the design environment
2.1. Heat propagation phenomena
2.1.1. Conduction
2.1.2. Convection
213 Radiation 5
2.2. Thermal – Electrical analogy
2.2.1. Thermal resistance
2.2.2. Thermal capacitance
2.2.3. Transient and steady state thermal behavior
2.3. MOSFET steady state thermal characteristics
2.3.1 Thermal resistance junction to mounting base -
R _{th(j-mb)}
2.3.2. Thermal resistance junction to ambient - $R_{th(j\text{-}a)}{\dots}{\dots}{9}$
2.3.3. PCB thermal limitation and the 1 Watt rule 10
2.3.4. Thermal nomenclature11
3. LFPAK56D and LFPAK3312
3.1. Simple configuration with a single layer12
3.1.1. LFPAK56D
3.1.2. LFPAK56D only one MOSFET active at a time15
3.1.3. LFPAK3316
3.2. Usual configuration: 4 layers + vias19
3.2.1. LFPAK56D
3.2.2. LFPAK56D only one MOSFET active at a time22
3.2.3. LFPAK33
3.3. Placement advice for improved dissipation26
3.3.1. LFPAK56D
3.3.2. LFPAK3327
3.4. Comparison between two LFPAK56 and one
LFPAK56D, then one LFPAK56D and two LFPAK3330
3.4.1. Two LFPAK56 to LFPAK56D
3.4.2. LFPAK56D to two LFPAK33
3.5. Impact of $R_{th(j\text{-}mb)}$ compared to $R_{th(mb\text{-}a)}$
4. LFPAK56 and LFPAK8835
4.1. Simple configuration with a single layer35
4.1.1. Set-up:
4.1.2. Junction temperature as a function of copper area. 36
4.1.3. Maximum allowed power dissipation as a
function of copper area
4.2. Usual configuration: 4 layers + vias
4.2.1. Set-up:
4.2.2. Junction temperature as a function of copper
מוכמ (א ומצכוס מווע עומס)

4.2.3. Maximum allowed power dissipation as a function of conner area (4 layers and vias)	41
4.3. Simple configuration with a single split layer of	
copper	42
4.3.1. Set-up:	42
4.4. Impact of $R_{th(j\text{-}mb)}$ compared to $R_{th(mb\text{-}amb)}$	44
5. Conclusion	47
6. Revision history	47
7. Legal information	48

© Nexperia B.V. 2020. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 22 July 2020