Zynq-7000 All Programmable SoCs Product Tables and Product Selection Guide







Zynq®-7000 All Programmable SoCs

		Low-End Portfolio			Mid-Range Devices					
	Device Name	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100		
	Part Number_	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100		
	Processor Core	Dual ARM [®] Cortex [™] -A9 MPCore [™] with CoreSight [™]								
	Processor Extensions	NEON [™] & Single / Double Precision Floating Point for each processor								
	Maximum Frequency	866MHz Up to 1GHz ⁽¹⁾								
ε	L1 Cache	32KB Instruction, 32KB Data per processor								
ste	L2 Cache	512KB								
Ś	On-Chip Memory	256KB								
ing	External Memory Support ⁽²⁾	DDR3, DDR3L, DDR2, LPDDR2								
ess	External Static Memory Support ⁽²⁾			2x Quad-SPI, NAND, NOR						
õ	DMA Channels	88 (4 dedicated to Programmable Logic)als2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO(2)2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO								
٩	Peripherals									
	Peripherals w/ built-in DMA ⁽²⁾									
	Security ⁽³⁾	rity ⁽³⁾ RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot								
	Processing System to	2x AXI 32b Master, 2x AXI 32b Slave								
	Programmable Logic Interface Ports	4x AXI 64b/32b Memory								
	(Primary Interfaces & Interrupts Only)	AXI 64b ACP								
_					16 Interrupts	Kintow 7 EDCA	Kintov 7 FDCA	Kintow 7 EDCA		
	/ Series Programmable Logic Equivalent	AILIX°-7 FPGA	Artix-7 FPGA		125K (~1 ONA)			AAAK (~C CM)		
8iC	Logic Cells (Approximate ASIC Gates)	28K (430K)	74K (1.1IVI)	65K (1.3IVI)	125K (1.9IVI)	275K (4.1IVI)	35UK (5.2IVI)	444K (0.0IVI)		
2		25,200	40,200	106 400	157 200	242 800	218,000	277,400		
ble	Total Block BAM (# 36Kb Blocks)	2 1Mb (60)	32,400 3 3Mb (05)	100,400 4 QMb (140)	9.3Mb(265)	17 6Mb (500)	437,200 10 1Mb (545)	26 5Mb (755)		
ma	Programmable DSP Slices (18v25 MACCs)	2.1100 (00)	160	220	3.51010 (203)		19.11010 (545) 000	20.31010 (7.33)		
am	Deak DSP Performance (Symmetric EIR)		200 GMACS	220 276 GMACs	502 GMACs	1 334 GMACs	1 224 GMACs	2,020 2,622 GMACs		
Jgc	PCI Express [®] (Root Complex or Endpoint)		Gen2 v/	270 GIVIACS	Gen2 v/	Gen2 v8	Gen2 v8	Gen2 v8		
Pr	Analog Mixed Signal (AMS) / XADC ⁽²⁾	2×12 bit MSPS ADCs with up to 17 Differential inputs								
	Security ⁽³⁾	Security ⁽³⁾ AES and SHA 256b Decryption and Authentication for Secure Programmable Logic Configuration								

1.1 GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. Please see the data sheet for more details.

2. Z-7010 in CLG225 has restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to the Technical Reference Manual for more details.

3. Security block is shared by the Processing System and the Programmable Logic.

4. Equivalent ASIC gate count is dependent of the function implemented. The assumption is 1 Logic Cell = ~15 ASIC Gates.

XILINX > ALL PROGRAMMABLE.

Zynq®-7000 All Programmable SoCs HR I/O, PS I/O, and Transceivers (GTP or GTX)

			Low-End Portfolio)	Mid-Range Devices			
	Device Name	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100
Part Number		XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100
Unique Footprint	PCB Footprint Dimensions (mm) ⁽¹⁾	HR I/O, PS I/O ⁽²⁾ , GTP Transceivers			HR I/O, HP I/O, PS I/O ⁽²⁾ , GTX Transceivers			
CLG225	13x13	54 ⁽³⁾ , 86, 0						
CLG400	17x17	100, 128, 0		128, 128, 0				
CLG484	19x19			200, 128, 0				
CLG485 ⁽⁴⁾	19x19		150, 128, 4					
SBG485 / SBV485 ⁽⁴⁾	19x19				50 ⁽³⁾ , 100, 128, 4			
FBG484 / FBV484	23x23				100, 63, 128, 4			
FBG676 / FBV676 ⁽¹⁾	27x27				100, 150, 128, 4	100, 150, 128, 8	100, 150, 128, 8	
FFG676 / FFV676 ⁽¹⁾	27x27				100, 150, 128, 4	100, 150, 128, 8	100, 150, 128, 8	
FFG900 / FFV900	31x31					212, 150, 128, 16	212, 150, 128, 16	212, 150, 128, 16
FFG1156 / FFV1156	35x35							250, 150, 128, 16

1. Devices in the same package are footprint compatible. FBG676 / FBV676 and FFG676 / FFV676 are also footprint compatible.

2. PS I/O count does not include dedicated DDR calibration pins.

3. Static memory interface combined with the usage of many peripherals could require more than 50 I/Os. In that case, the designer can use the Programmable Logic SelectIO interface.

4. CLG485 and SBG485 / SBV485 are pin-to-pin compatible. See product data sheets and user guides for more details.

See <u>DS190</u>, Zynq-7000 All Programmable SoC Overview for package details.

Disclaimer: This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of the products and/or services referred to herein. Please contact your Xilinx representative for the latest information.

© Copyright 2015 Xilinx

XILINX > ALL PROGRAMMABLE.

Zynq®-7000 AP SoC Ordering Information



Refer to DS190, Zynq-7000 All Programmable SoC Overview for additional information.

XILINX > ALL PROGRAMMABLE.

XMP097 (v1.1)

Important: Verify all data in this document with the device data sheets found at www.xilinx.com

© Copyright 2015 Xilinx