

# RL78/I1C (512 KB)

### **RENESAS MCU**

R01DS0382EJ0100 Rev.1.00 Dec 25, 2020

Ultra-low-power platform with 1.6-V to 5.5-V operation, featuring a 24-bit ΔΣ A/D converter, an RTC with independent power supply, a hardware AES, a 32-bit multiply-accumulator, and 512 Kbytes of code flash memory (256 Kbytes x 2 banks) for use in electric-power, gas, and water meter applications

### 1. OUTLINE

#### 1.1 Features

#### Target applications

· Power, gas, and water meters

### Ultra-low power consumption technology

- V<sub>DD</sub> = single power supply voltage of 1.6 to 5.5 V
- HALT mode
- STOP mode
- SNOOZE mode

#### RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.03125 µs: @ 32 MHz selection with high-speed on-chip oscillator) to ultra-low speed (66.6 µs: @ 15 kHz operation with low-speed on-chip oscillator)
- 16-bit multiplication, 16-bit multiply-accumulation, and 32-bit division are supported.
- Address space: 1 MB
- General-purpose registers: (8-bit register × 8) × 4 banks
- On-chip RAM: 32 KB

## Code flash memory

- Code flash memory: 512 KB (256 KB × 2 banks)
- Block size: 1 KB
- Prohibition of block erase and rewriting (security function)
- · On-chip debug function
- Self-programming (with flash shield window function)
- Bank programming function: Enables updating of the user program while it is running.

## Data flash memory

- Data flash memory: 2 KB
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory
- Number of rewrites: 1,000,000 times (TYP.)
- Voltage of rewrites: V<sub>DD</sub> = 1.8 to 5.5 V

#### PLL clock

 32 MHz is selectable (ΔΣ A/D converter is operable even when the PLL clock is selected as a CPU clock.)

### High-speed on-chip oscillator

- Select from 1 to 32 MHz (TYP.). However when it is used as a clock for the ΔΣ A/D converter, select from 24 MHz (TYP.), 12 MHz (TYP.), 6 MHz (TYP.), or 3 MHz (TYP.).
- High accuracy: ±1.0% (V<sub>DD</sub> = 1.8 to 5.5 V,
   T<sub>A</sub> = -20 to +85°C)
- On-chip high-speed on-chip oscillator clock frequency correction function

#### Middle-speed on-chip oscillator

 Select from 4 MHz/2 MHz/1 MHz (However ΔΣ A/D converter is disabled.)

## Operating ambient temperature

•  $T_A = -40 \text{ to } +85^{\circ}\text{C}$ 

### Power management and reset function

- On-chip power-on-reset (POR) circuit for Internal VDD power supply
- On-chip RTC power-on-reset (RTCPOR) circuit for VRTC power supply
- On-chip voltage detector (LVD) (Select interrupt and reset from 14 levels)

### Voltage detective circuit

- Detective voltage for V<sub>DD</sub> pin (Select interrupt from 6 levels)
- Detective voltage for LVDVBAT pin (Select interrupt from 7 levels)
- Detective voltage for VRTC pin (Select interrupt from 4 levels)
- Detective voltage for EXLVD pin (Select interrupt from 1 level)

#### Data transfer controller (DTC)

- Transfer mode: Normal mode, repeat mode, block mode
- Activation source: Start by interrupt sources
- Chain transfer function

### Event link controller (ELC)

 Event signals of 30 types can be linked to the specified peripheral function.

### On-chip 32-bit multiplier and multiply-accumulator

- 32 bits × 32 bits = 64 bits (Unsigned or signed)
- 32 bits × 32 bits + 64 bits = 64 bits (Unsigned or signed)
- The results of multiply-and-accumulate operations (cumulative values) can be retained in any of 24 selectable buffer channels.

#### Serial interface

- CSI: 2 to 3 channels
- UART/UART (LIN-bus supported): 2 or 4 channels
- UART/IrDA:1 channel
- Simplified I<sup>2</sup>C communication: 2 to 3 channels
- I2C communication: 1 channel
- Serial interface UARTMG (9600 bps @ 38.4 kHz): 2 channels

### Timer

- 16-bit timer: 10 channels (timer array unit (TAU): 8 channels, timer RJ: 2 channels)
- 12-bit interval timer: 1 channel
- 8-bit interval timer: 8 channels
- Independent power supply RTC: 1 channel (calendar for 99 years, alarm function, and clock correction function)
- · Watchdog timer: 1 channel
- Sampling output timer detector (SMOTD): 2 units (6 channels for input, 6 channels for output)
- Oscillation stop detection circuit: 1 channel

#### LCD controller/driver

- Internal voltage boosting method, capacitor split method, and external resistance division method are switchable
- Segment signal output: 34 (30)Note to 42 (38)Note
- Common signal output: 4 (8)Note

#### A/D converter

- 24-Bit ΔΣ A/D converter: 3 or 4 channels
- 12-bit resolution A/D converter (AVDD = 1.8 to 5.5
   V): 4 or 6 channels
  - Simultaneous sample-and-hold function: Three sample-and-hold circuits are installed.
- Internal reference voltage (1.45 V) and temperature sensor
- The voltage reference output voltage can be used as the reference voltage for the 12-bit A/D converter.
- The voltage reference output voltage can be selected from among 1.5 V (typ.), 2.0 V (typ.), and 2.5 V (typ.).

#### I/O port

- I/O port: 60 or 76 (N-ch open drain I/O [6 V tolerance]: 6, N-ch open drain I/O [EVDD tolerance]: 13 or 18)
- Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor
- Different potential interface: Can connect to a 1.8/2.5/3 V device
- On-chip clock output/buzzer output controller
- On-chip key interrupt function

#### **AES** circuit

- Cipher modes of operation: GCM/ECB/CBC
- Encryption key length: 128/192/256 bits

#### Others

On-chip BCD (binary-coded decimal) correction circuit

**Note** The values in parentheses are the number of signal outputs when 8 com is used.

**Remark** The functions mounted depend on the product. See **1.6 Outline of Functions**.

O ROM, RAM capacities

Code Flash	Data Flash	RAM	AES Function	RL78/I1C (512 KB)	
				80 pins	100 pins
512 KB	2 KB	32 KB <sup>Note</sup>	Mounted	R5F10NML	R5F10NPL

**Note** This is about 31 KB when the self-programming function is used. (For details, refer to **CHAPTER 3** in the RL78/I1C (512 KB) User's Manual.)

### 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/I1C (512 KB)




Table 1-1. List of Ordering Part Numbers

Pin Count	Package	Data Flash	AES Function	Fields of Application <sup>Note</sup>	Ordering Part Number
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5-mm pitch)	Mounted	Mounted	D	R5F10NMLDFB#10, R5F10NMLDFB#30, R5F10NMLDFB#50
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5-mm pitch)	Mounted	Mounted	D	R5F10NPLDFB#10, R5F10NPLDFB#30, R5F10NPLDFB#50


Note For the fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/I1C (512 KB).

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

# 1.3 Pin Configuration (Top View)

## 1.3.1 80-pin product


• 80-pin plastic LFQFP (12 × 12 mm, 0.5-mm pitch)



- Caution 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu F$ ).
  - 2. Make the voltage on the  $AV_{DD}$  pin the same as that on the  $V_{DD}$  and  $EV_{DD0}$  pins.
- Remarks 1. For pin identification, see 1.4 Pin Identification.
  - Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR0). See Figure 4-7 Format of Peripheral I/O Redirection Register (PIOR0) in the RL78/I1C (512 KB) User's Manual.

### 1.3.2 100-pin product

• 100-pin plastic LFQFP (14 × 14 mm, 0.5-mm pitch)



- Cautions 1. Make the voltage on the EV $_{SS1}$  pin the same as that on the V $_{SS}$ , EV $_{SS0}$ , and AV $_{SS1}$  pins.
  - 2. Make the voltage on the  $EV_{DD1}$  pin the same as that on the  $V_{DD}$  and  $EV_{DD0}$  pins.
  - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).
  - 4. Make the voltage on the  $AV_{DD}$  pin the same as that on the  $V_{DD}$  and  $EV_{DD0}$  pins.
- Remarks 1. For pin identification, see 1.4 Pin Identification.
  - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD1</sub> pins and connect the Vss and EVss1 pins to separate ground lines.
  - Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR0). See Figure 4-7 Format of Peripheral I/O Redirection Register (PIOR0) in the RL78/I1C (512 KB) User's Manual.


# 1.4 Pin Identification

ANI0 to ANI5:	Analog Input	P130, P137:	Port 13
ANIN0 to ANIN3,		P150 to P152:	Port 15
ANIP0 to ANIP3:	Analog Input for $\Delta\Sigma$ ADC	PCLBUZ0,	
AREGC:	Regulator Capacitance for $\Delta\Sigma$ ADC	PCLBUZ1:	Programmable Clock Output/Buzzer
AVCM:	Control for $\Delta\Sigma$ ADC		Output
AV <sub>DD</sub> :	Analog Power Supply	REGC:	Regulator Capacitance
AVREFM:	12-bit A/D Converter Reference	RESET:	Reset
	Potential (- side) Input	RTCOUT:	Real-time Clock Correction Clock
AVREFP:	12-bit A/D Converter Reference		(1 Hz/64 Hz) Output
	Potential (+ side) Input	RTCIC0 to RTCIC2:	RTC Time Capture Event Input
AVRT:	Reference Potential for $\Delta\Sigma$ ADC	RxD0 to RxD4:	Receive Data for UART
AVsso:	Ground for $\Delta\Sigma$ ADC	RxDMG0, RxDMG1:	Receive Data for UARTMG
AVss1:	Ground for 12-bit A/D Converter	SCL00, SCL10,	
CAPH, CAPL:	Capacitor Connection	SCL30:	Serial Clock Output for Simplified IIC
	for LCD Controller/Driver	SDA00, SDA10,	
COM0 to COM7:	Common Signal Output for LCD	SDA30:	Serial Data Input/Output for Simplified IIC
	Controller/Driver	SCLA0:	Serial Clock Input/Output for IICA0
EVDD0, EVDD1:	Power Supply for Port	SDAA0:	Serial Data Input/Output for IICA0
EVsso, EVss1:	Ground for Port	SCK00, SCK10,	
EXCLK:	External Clock Input	SCK30:	Serial Clock Input/Output for CSI
	(Main System Clock)	SEG0 to SEG41:	Segment Signal Output for LCD
EXCLKS:	External Clock Input		Controller/Driver
	(Subsystem clock)	SI00, SI10, SI30:	Serial Data Input for CSI
EXLVD:	External Input for Low Voltage	SMP0 to SMP5:	Sampling Input
	Detector	SMO00 to SMO02,	
INTP0 to INTP9,		SMO10 to SMO12:	Sampling Clock Output
INTP12 to INTP14:	Interrupt Request From Peripheral	SO00, SO10, SO30	Serial Data Output for CSI
IrRxD:	Receive Data for IrDA	TI00 to TI07:	Timer Input
IrTxD:	Transmit Data for IrDA	TO00 to TO07,	
KR0 to KR7:	Key Return	TRJO0, TRJO1:	Timer Output
LVDVBAT:	Battery Backup Power Supply for	TOOL0:	Data Input/Output for Tool
	Voltage Detector	TOOLRxD,	
P02 to P07:	Port 0	TOOLTxD:	Data Input/Output for External Device
P10 to P17:	Port 1	TRJIO0, TRJIO1:	Timer Input/Output
P20 to P25:	Port 2	TxD0 to TxD4:	Transmit Data for UART
P30 to P37:	Port 3	TxDMG0, TxDMG1:	Transmit Data for UARTMG
P40, P42, P43:	Port 4	V <sub>DD</sub> :	Power Supply
P50 to P57:	Port 5	VL1 to VL4:	Voltage for Driving LCD
P60 to P62:	Port 6	VREFOUT:	Analog Reference Voltage Output
P70 to P77:	Port 7	VRTC:	RTC Power Supply
P80 to P85:	Port 8	Vss:	Ground
P90 to P97:	Port 9	X1, X2:	Crystal Oscillator (Main System
P121 to P127:	Port 12		Clock)
		XT1, XT2:	Crystal Oscillator (Subsystem Clock)

RENESAS


### 1.5 Block Diagram

#### 1.5.1 80-pin product



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR0). See **Figure 4-7 Format of Peripheral I/O Redirection Register (PIOR0)** in the RL78/I1C (512 KB) User's Manual.

### 1.5.2 100-pin product



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR0). See **Figure 4-7 Format of Peripheral I/O Redirection Register (PIOR0)** in the RL78/I1C (512 KB) User's Manual.

# 1.6 Outline of Functions

(1/3)

	Item	80-pin	(1/3) 100-pin		
	i.GIII	R5F10NMLDFB	R5F10NPLDFB		
Code flash memory		512 KB (256 KB × 2 banks)			
Data flash mei		2 h	,		
RAM	,	32 K			
Address space	<del></del>	1 N			
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main s HS (high-speed main) mode: 1 to 20 MHz (VDHS (high-speed main) mode: 1 to 16 MHz (VDHS (high-speed main) mode: 1 to 6 MHz (VDDLS (low-speed main) mode: 1 to 8 MHz (VDDLY (low-voltage main) mode: 1 to 4 MHz (VDDLP (low-power main) mode: 1 MHz (VDDLP (low-power main) mode: 1 MHz (VDDLP (VD	D = 2.7 to 5.5 V), D = 2.4 to 5.5 V), = 2.1 to 5.5 V), = 1.8 to 5.5 V), = 1.6 to 5.5 V),		
	High -speed on-chip oscillator clock (fiн) Max.: 32 MHz	HS (high-speed main) mode: 1 to 32 MHz (V <sub>D</sub> HS (high-speed main) mode: 1 to 16 MHz (V <sub>DD</sub> HS (high-speed main) mode: 1 to 6 MHz (V <sub>DD</sub>	D = 2.4 to 5.5 V),		
	Middle -speed on- chip oscillator clock (f <sub>IM</sub> ) Max.: 4 MHz	LS (low-speed main) mode: 1 to 8 MHz (V <sub>DD</sub> LV (low-voltage main) mode: 1 to 4 MHz (V <sub>DD</sub> LP (low-power main) mode: 1 MHz (V <sub>DD</sub> = 1.4	= 1.6 to 5.5 V),		
	PLL clock (fpll)	HS (high-speed main) mode: 32 MHz (VDD = 2	2.7 to 5.5 V)		
Subsystem clock	Subsystem clock oscillator clock (fsx)	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS)  32.768 kHz (typ.): V <sub>DD</sub> = 1.6 to 5.5 V  38.4 kHz (typ.): V <sub>DD</sub> = 1.6 to 5.5 V			
	Low-speed on-chip oscillator clock (f∟)	15 kHz (typ.): V <sub>DD</sub> = 1.6 to 5.5 V			
	n-chip oscillator clock rection function	Correct the frequency of the high-speed on-chip	o oscillator clock by the subsystem clock.		
General-purpo	se register	8 bits × 8 registers × 4 banks			
Minimum instr	uction execution time	0.03125 μs (PLL clock: f <sub>PLL</sub> = 32 MHz selection)			
		0.03125 µs (High-speed on-chip oscillator clock	c: f <sub>IH</sub> = 32 MHz operation)		
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz op	peration)		
		66.6 µs (Low-speed on-chip oscillator: f∟ = 15 kHz operation)			
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (16 bits × 16 bits), division (32 bits ÷ 32 bits)</li> <li>Multiplication and accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (set, reset, test, and boolean operation), etc.</li> </ul>			
I/O port	Total	60	76		
	CMOS I/O	48	64		
	CMOS input	5	5		
	CMOS output	1	1		
	N-ch O.D I/O (6 V tolerance)	6	6		

Note This is about 31 KB when the self-programming function is used.

(2/3)

		T	(2/3)		
	Item	80-pin	100-pin		
	1	R5F10NMLDFB	R5F10NPLDFB		
Timer	16-bit timer TAU	8 cha	nnels		
	Watchdog timer	1 cha	annel		
	12-bit interval timer	1 cha	annel		
	8/16-bit interval timer	8 channels (8-bit)/	4 channels (16-bit)		
	Independent power supply realtime clock (RTC)	1 cha	annel		
	16-bit timer RJ	2 cha	nnels		
	Sampling output timer detector (SMOTD)	6 channels for input,	6 channels for output		
	Oscillation stop detection circuit	1 cha	annel		
	Timer output	Timer outputs: 8 channels, PWM outputs: 7Note			
	RTC output	1 channel • 1 Hz/64 Hz (sub clock: fsx = 32.768 kHz)			
	RTC time capture input	3 channels			
Clock output	/buzzer output	2	2		
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 (Main system clock: fmain = 20 MHz operation			
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 (Sub clock: fsx = 32.768 kHz operation)	6 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz		
12-bit resolu	tion A/D converter	4 channels	6 channels		
	Simultaneous sampling for 3 channels	_	3 channels		
	Voltage reference voltage output	1.5 V/2.0	) V/2.5 V		
24-bit ΔΣ A/I	D converter	3 channels	4 channels		
	SNDR	Typ. 80 dB (gain ×1)			
		Min. 69 dB (gain ×16)			
		Min. 65 dB (gain ×32)			
	Sampling frequency	3.906 kHz/1.953 kHz			
	PGA	×1, ×2, ×4, ×8, ×16, ×32			
Serial interface	CSI/UART/simplified I <sup>2</sup> C	2 channels	3 channels		
	UART/IrDA	1 cha	annel		
	UART	_	1 channel		
	I <sup>2</sup> C bus	1 cha	annel		
	UARTMG	2 cha	nnels		
32-bit multip	lier and multiply-	32 bits × 32 bits = 64 bits (Unsigned or signed)	(5 clock)		
accumulator		32 bits × 32 bits + 64 bits = 64 bits (Unsigned of	or signed) (5 clock)		
		24 cumulative buffer channels			
Data transfe	r controller (DTC)	46 sources	50 sources		

Note The number of outputs varies, depending on the setting of channels in use and the number of the master (see 8.9.3 Operation as multiple PWM output function in the RL78/I1C (512 KB) User's Manual).

(3/3)

		T	1	(3/3)			
l I	tem	80-pin		100-pin			
		R5F10NML	DFB	R5F10NPLDFB			
Event link	Event input		7				
controller (ELC)	Event trigger input		3	0			
LCD controller/dri	iver	Internal voltage boosting method are switchable.	nethod, capacitor spli	it method, and external resistance division			
	Segment signal output	34 (30) <sup>Not</sup>	e 1	42 (38) <sup>Note 1</sup>			
	Common signal output		4 (8)	Note 1			
Vectored	Internal	41		47			
interrupt sources	External	14		14			
Key interrupt inpu	ıt		8	3			
AES circuit		Cipher modes of operation Encryption key length: 128					
Reset	MCU	Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset of VDD power supply Internal reset by voltage detector of VDD power supply Internal reset by illegal instruction executionNote 2 Internal reset by RAM parity error Internal reset by illegal-memory access					
	RTC	RTC circuit reset by RTC Power-on-reset					
Power-on-reset circuit	V <sub>DD</sub>	Power-on-reset:     Power-down-reset:	1.51 V (typ.) 1.50 V (typ.)				
	VRTC	RTC Power-on-reset: 1.52 V (typ.)  RTC Power-down-reset: 1.50 V (typ.)					
Voltage detector	V <sub>DD</sub>	Rising edge:	1.67 V to 4.06 V (14	4 stages)			
		Falling edge:	1.63 V to 3.98 V (14	4 stages)			
	V <sub>DD</sub>	Rising edge:	2.53 V to 3.77 V (6	stages)			
		Falling edge:	2.46 V to 3.70 V (6	stages)			
	LVDVBAT	Rising edge:	2.23 V to 3.13 V (7	stages)			
		Falling edge:	2.17 V to 3.07 V (7	stages)			
	VRTC	Rising edge:	2.22 V to 2.84 V (4	stages)			
		Falling edge:	2.16 V to 2.78 V (4	- ·			
	EXLVD	Rising edge:	1.33 V				
		Falling edge:	1.28 V				
On-chip debug fu	nction	Provided					
Bank programmir		Provided					
Power supply vol		V <sub>DD</sub> = 1.6 to 5.5 V					
Operating ambier		T <sub>A</sub> = -40 to +85°C					
Cporating ambier	omporatoro	10.10 700 0					

- **Notes 1.** The values in parentheses are the number of signal outputs when 8 com is used.
  - This reset occurs when instruction code FFH is executed.
     This reset does not occur during emulation using an in-circuit emulator or an on-chip debugging emulator.

# 2. ELECTRICAL SPECIFICATIONS

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 Functions mounted on the products with different numbers of pins in the RL78/I1C (512 KB) User's Manual.

Remark In the descriptions in this chapter, read EVDD as EVDD0 and EVDD1, and EVss as EVss0 and EVss1.

### 2.1 Absolute Maximum Ratings

### **Absolute Maximum Ratings (1/3)**

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +6.5	V
	EV <sub>DD</sub>		-0.5 to +6.5	V
	VRTC		-0.5 to +6.5	V
	AV <sub>DD</sub>	AV <sub>DD</sub> = V <sub>DD</sub>	-0.5 to +6.5	V
REGC pin input voltage	Virego	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	VII	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	-0.3 to EV <sub>DD</sub> +0.3 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>I2</sub>	P60 to P62, P150 to P152 (N-ch open-drain)	-0.3 to +6.5	V
	Vıз	P121, P122, P137, EXCLK	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>14</sub>	RESET	-0.3 to +6.5	V
	V <sub>15</sub>	P123, P124, EXCLKS	-0.3 to V <sub>RTC</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>I6</sub>	P20 to P25	-0.3 to AV <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	V <sub>01</sub>	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P60 to P62, P70 to P77, P80 to P85, P90 to P97, P125 to P127, P130, P150 to P152	-0.3 to EV <sub>DD</sub> +0.3 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>O2</sub>	P20 to P25	-0.3 to AV <sub>DD</sub> +0.3 Note 2	V
Analog input voltage	VAI1	ANI0 to ANI5	$-0.3$ to AV <sub>DD</sub> +0.3 and $-0.3$ to AV <sub>REF(+)</sub> +0.3 $^{\text{Notes 2.3}}$	V
	V <sub>Al2</sub>	ANIP0 to ANIP3, ANIN0 to ANIN3	-0.6 to +2.8 and -0.6 to AREGC +0.3 <sup>Note 4</sup>	V
Reference supply voltage	VIDSAD	AREGC, AVCM, AVRT	-0.3 to +2.8 and -0.3 to AV <sub>DD</sub> +0.3 <sup>Note 5</sup>	V

- Notes 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. Do not exceed  $AV_{REF(+)} + 0.3 V$  in case of A/D conversion target pin.
  - 4. The  $\Delta\Sigma$  A/D conversion target pin must not exceed AREGC +0.3 V.
  - 5. Connect AREGC, AVCM, and AVRT terminals to Vss via capacitor (0.47 μF). This value defines the absolute maximum rating of AREGC, AVCM, and AVRT terminal. Do not use with voltage applied.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins
  - 2. AV<sub>REF (+)</sub>: Positive reference voltage of the 12-bit A/D converter
  - 3. Vss: Reference voltage



## **Absolute Maximum Ratings (2/3)**

Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	V <sub>LI1</sub>	V <sub>L1</sub> voltage <sup>Note 1</sup>		–0.3 to 2.8 and –0.3 to V <sub>L4</sub> +0.3	V
	V <sub>L12</sub> V <sub>L2</sub> voltage <sup>Note 1</sup>			-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>LI3</sub>	V <sub>L3</sub> voltage <sup>Note 1</sup>		-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	٧
	V <sub>LI4</sub>	V <sub>L4</sub> voltage <sup>Note 1</sup>		-0.3 to +6.5	V
	VLCAP	CAPL, CAPH voltageNote 1		-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	Vоит	COM0 to COM7, SEG0 to SEG41,	External resistance division method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
		output voltage	Capacitor split method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
			Internal voltage boosting method	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	٧

- Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 μF ± 30%) and connect a capacitor (0.47 μF ± 30%) between the CAPL and CAPH pins.
  - 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

## **Absolute Maximum Ratings (3/3)**

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127, P130	-40	mA
		Total of all pins	P02 to P07, P40, P42, P43, P130	<b>–70</b>	mA
		–170 mA	P10 to P17, P30 to P37, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	-100	mA
	<b>І</b> ОН2	Per pin	P20 to P25	-0.5	mA
		Total of all pins		-2	mA
Output current, low	I <sub>OL1</sub>	Per pin	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127, P130	40	mA
		Total of all pins	P02 to P07, P40, P42, P43, P130	70	mA
		170 mA	P10 to P17, P30 to P37, P50 to P57, P60 to P62, P70 to P77, P80 to P85, P90 to P97, P125 to P127	100	mA
	lol2	Per pin	P20 to P25	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal operati	In normal operation mode		°C
temperature		In flash memory	programming mode		
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

#### 2.2 Oscillator Characteristics

## 2.2.1 X1, XT1 oscillator characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1.0		20.0	MHz
frequency (fx) <sup>Note</sup>	uency (fx) <sup>Note</sup> crystal resonator		1.0		16.0	MHz
		1.8 V ≤ V <sub>DD</sub> < 2.4 V	1.0		8.0	MHz
		1.6 V ≤ V <sub>DD</sub> < 1.8 V	1.0		4.0	MHz

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{RTC} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
XT1 clock oscillation	Crystal resonator	1.6 V ≤ V <sub>RTC</sub> ≤ 5.5 V	32	32.768	35	kHz
frequency (fxT)Note			31	38.4	39	kHz

Note Indicates only permissible oscillator frequency ranges. See 2.4 AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, see 6.4 System Clock Oscillator in the RL78/I1C (512 KB) User's Manual.

## 2.2.2 On-chip oscillator characteristics

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Notes 1, 2</sup>	fıн			1.0		32	MHz
High-speed on-chip oscillator		–20 to +85°C	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	-1.0		+1.0	%
clock frequency accuracy			1.6 V ≤ V <sub>DD</sub> < 1.8 V	-5.0		+5.0	%
		–40 to –20°C	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	-1.5		+1.5	%
			1.6 V ≤ V <sub>DD</sub> < 1.8 V	-5.5		+5.5	%
Middle-speed on-chip oscillator clock frequency <sup>Note 2</sup>	fім			1		4	MHz
Middle-speed on-chip oscillator clock frequency accuracy		1.8 V ≤ V <sub>DD</sub> ≤ 5.5	V	-12		+12	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

- Notes 1. The high-speed on-chip oscillator frequency is selected by using bits 0 to 3 of option byte (000C2H/400C2H) and bits 0 to 2 of the HOCODIV register.
  - 2. This indicates the oscillator characteristics only. See 2.4 AC Characteristics for the instruction execution time.

# 2.2.3 PLL oscillator characteristics

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency Note	f <sub>PLLIN</sub>	fін		4		MHz
PLL output frequency Note	fpll			32		MHz
Lockup wait time		Wait time from PLL output enable to frequency stabilization	40			μs
Interval wait time		Wait time from PLL stop to PLL restart setting	4			μs
Setting wait time		Wait time from PLL input clock stabilization and PLL setting fixedness to start-up setting	1			μs

**Note** Indicates only permissible oscillator frequency ranges.

#### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127, P130	1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V			-10.0 <sup>Note 2</sup>	mA
		Total of P02 to P07, P40, P42, P43, P130	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V			-55.0	mA
			2.7 V ≤ EV <sub>DD</sub> < 4.0 V			-10.0	mA
			1.8 V ≤ EV <sub>DD</sub> < 2.7 V			-5.0	mA
			1.6 V ≤ EV <sub>DD</sub> < 1.8 V			-2.5	mA
		P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V			-80.0	mA
			2.7 V ≤ EV <sub>DD</sub> < 4.0 V			-19.0	mA
			1.8 V ≤ EV <sub>DD</sub> < 2.7 V			-10.0	mA
			1.6 V ≤ EV <sub>DD</sub> < 1.8 V			-5.0	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )				-100.0	mA
	<b>І</b> он2	Per pin for P20 to P25	1.6 V ≤ AV <sub>DD</sub> ≤ 5.5 V			-0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	1.6 V ≤ AV <sub>DD</sub> ≤ 5.5 V			-0.6	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the EV<sub>DD</sub>, V<sub>DD</sub>, and AV<sub>DD</sub> pins to an output pin.
  - 2. Do not exceed the total current value.
  - 3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoH × 0.7)/(n × 0.01)
  - <Example> Where n = 80% and IoH = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P02 to P07, P15 to P17, P51, P54, P56, P57, P80 to P82, P84, and P85 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit						
Output current, low <sup>Note 1</sup>	Per pin for P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127, P130					20.0 <sup>Note 2</sup>	mA						
		Per pin for P60 to P62, P150 to P152				15.0 <sup>Note 2</sup>	mA						
		Total of P02 to P07, P40, P42, P43,	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V			70.0	mA						
	P130 (When duty ≤ 70% <sup>Note 3</sup> )	2.7 V ≤ EV <sub>DD</sub> < 4.0 V			15.0	mA							
			1.8 V ≤ EV <sub>DD</sub> < 2.7 V			9.0	mA						
		Total of P10 to P17, P30 to P37, P50 to P57, P60 to P62, P70 to P77,	1.6 V ≤ EV <sub>DD</sub> < 1.8 V			4.5	mA						
			4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V			80.0	mA						
			2.7 V ≤ EV <sub>DD</sub> < 4.0 V			35.0	mA						
		P80 to P85, P90 to P97, P125 to P127	1.8 V ≤ EV <sub>DD</sub> < 2.7 V			20.0	mA						
	-							(When duty ≤ 70% <sup>Note 3</sup> )	1.6 V ≤ EV <sub>DD</sub> < 1.8 V			10.0	mA
							Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )				150.0	mA	
	lol2	Per pin for P20 to P25	1.6 V ≤ AV <sub>DD</sub> ≤ 5.5 V			0.4 <sup>Note 2</sup>	mA						
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )	1.6 V ≤ AV <sub>DD</sub> ≤ 5.5 V			2.4	mA						

**Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVss, Vss, and AVss pins.

- 2. However, do not exceed the total current value.
- 3. Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(loL \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH1</sub>	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	Normal input buffer	0.8EV <sub>DD</sub>		EV <sub>DD</sub>	V
	V <sub>IH2</sub>	P02, P03, P05, P06, P15, P16, P42, P43, P52, P53, P55, P57, P80, P81,	TTL input buffer 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V	2.2		EV <sub>DD</sub>	V
		P84	TTL input buffer 3.3 V ≤ EV <sub>DD</sub> < 4.0 V	2.0		EV <sub>DD</sub>	V
			TTL input buffer 1.6 V ≤ EV <sub>DD</sub> < 3.3 V	1.5		EV <sub>DD</sub>	V
	V <sub>IH3</sub>	P20 to P25		0.7AV <sub>DD</sub>		AV <sub>DD</sub>	V
	V <sub>IH4</sub>	P60 to P62		0.7EV <sub>DD</sub>		6.0	V
	V <sub>IH5</sub>	P121, P122, P137, P150 to P152, EX	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH6</sub>	RESET	0.8V <sub>DD</sub>		6.0	V	
	V <sub>IH7</sub>	P123, P124, EXCLKS	0.8VRTC		VRTC	V	
Input voltage, low	VIL1	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	Normal input buffer	0		0.2EV <sub>DD</sub>	V
	V <sub>IL2</sub>	P02, P03, P05, P06, P15, P16, P42, P43, P52, P53, P55, P57, P80, P81,	TTL input buffer 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0		0.8	V
		P84	TTL input buffer 3.3 V ≤ EV <sub>DD</sub> < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV <sub>DD</sub> < 3.3 V	0		0.32	V
	V <sub>IL3</sub>	P20 to P25		0		0.3AV <sub>DD</sub>	V
	V <sub>IL4</sub>	P60 to P62		0		0.3EV <sub>DD</sub>	V
	V <sub>IL5</sub>	P121, P122, P137, P150 to P152, EX	CLK, RESET	0		0.2V <sub>DD</sub>	V
	VIL6	P123, P124, EXCLKS		0		0.2VRTC	V

Caution The maximum value of V<sub>IH</sub> of pins P02 to P07, P15 to P17, P51, P54, P56, P57, P80 to P82, P84, and P85 is EV<sub>DD</sub>, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -10.0 \text{ mA}$	EV <sub>DD</sub> – 1.5			V
		P77, P80 to P85, P90 to P97, P125 to P127, P130	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$	EV <sub>DD</sub> - 0.7			V
			$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	EV <sub>DD</sub> - 0.6			V
			1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V, I <sub>OH1</sub> = −1.5 mA	EV <sub>DD</sub> - 0.5			V
			1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V, Іон1 = −1.0 mA	EV <sub>DD</sub> - 0.5			V
	V <sub>OH2</sub>	P20 to P25	1.6 V ≤ AV <sub>DD</sub> ≤ 5.5 V, I <sub>OH2</sub> = −100 μA	AV <sub>DD</sub> - 0.5			٧
Output voltage,	V <sub>OL1</sub>	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V, I <sub>OL1</sub> = 20 mA			1.3	V
	Р	to P127, P130	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 1.5 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 0.6 \text{ mA}$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 0.3 \text{ mA}$			0.4	V
	Vol2	P150 to P152	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, I <sub>OL2</sub> = 15.0 mA			2.0	V
			4.0 V ≤ V <sub>DD</sub> ≤5.5 V, I <sub>OL2</sub> = 5.0 mA			0.4	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 2.0 \text{ mA}$			0.4	٧
			$1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 1.0 \text{ mA}$			0.4	V
	V <sub>OL3</sub>	P60 to P62	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V, I <sub>OL3</sub> = 15.0 mA			2.0	V
			4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V, I <sub>OL3</sub> = 5.0 mA			0.4	V
			2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V, lo <sub>L3</sub> = 3.0 mA			0.4	V
			1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V, lo <sub>L3</sub> = 2.0 mA			0.4	V
			$1.6 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 1.0 \text{ mA}$			0.4	V
	V <sub>OL4</sub>	P20 to P25	1.6 V ≤ AV <sub>DD</sub> ≤ 5.5 V,			0.4	V
			$I_{OL4} = -100 \mu A$				

(Caution and Remark are listed on the next page.)

Caution P02 to P07, P15 to P17, P51, P54, P56, P57, P80 to P82, P84, and P85 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Items	Symbol	Condi	tions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн1	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P60 to P62, P70 to P77, P80 to P85, P90 to P97, P125 to P127	,				1	μА
	I <sub>LIH2</sub>	P137, P150 to P152, RESET					1	μA
	Ішнз	P121, P122 (X1, X2, EXCLK)					1	μΑ
				In resonator connection			10	μΑ
	ILIH4	P123, P124 (XT1, XT2, EXCLKS)	V <sub>I</sub> = V <sub>RTC</sub>	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
	ILIH5	P20 to P25	$V_I = AV_{DD}$				1	μΑ
Input leakage current, low	ILIL1	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	Vı = EVss				-1	μА
	I <sub>LIL2</sub>	P137, P150 to P152, RESET	Vı = Vss				-1	μA
	Ішз	P121, P122 (X1, X2, EXCLK)	Vı = Vss	In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
	ILIL4	P123, P124 (XT1, XT2, EXCLKS)	V <sub>I</sub> = V <sub>SS</sub>	In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
	ILIL5	P20 to P25	Vı = AVssı				-1	μΑ
On-chip pull-	Ru1	P10 to P17, P30 to P37, P50 to P57,	Vı = EVss	2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V	10	20	100	kΩ
up resistance		P70 to P77, P80 to P85, P90 to P97, P125 to P127		1.6 V ≤ EV <sub>DD</sub> < 2.4 V	10	30	100	kΩ
	Ru2	P02 to P07, P40, P42, P43	V <sub>I</sub> = EV <sub>SS</sub>		10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.3.2 Supply current characteristics

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(1/6)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (high-	f <sub>IH</sub> = 32 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		2.5		mA
current <sup>Note 1</sup>		mode	speed main)		operation	V <sub>DD</sub> = 3.0 V		2.5		mA
			mode <sup>Note 5</sup>		Normal	V <sub>DD</sub> = 5.0 V		5.6	9.1	mA
					operation	V <sub>DD</sub> = 3.0 V		5.6	9.1	mA
				fclk = 32 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		5.8	9.0	mA
				PLL operation	operation	V <sub>DD</sub> = 3.0 V		5.8	9.0	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		4.5	7.3	mA
					operation	V <sub>DD</sub> = 3.0 V		4.5	7.3	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		3.2	5.8	mA
					operation	V <sub>DD</sub> = 3.0 V		3.2	5.8	mA
				f <sub>IH</sub> = 12 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		2.6	4.9	mA
					operation	V <sub>DD</sub> = 3.0 V		2.6	4.9	mA
					Normal	$V_{DD} = 5.0 \text{ V}$		1.9	3.0	mA
					operation	$V_{DD} = 3.0 \text{ V}$		1.9	3.0	mA
				f <sub>IH</sub> = 3 MHz <sup>Note 3</sup>	Normal	$V_{DD} = 5.0 \text{ V}$		1.5	2.4	mA
					operation	$V_{DD} = 3.0 \text{ V}$		1.5	2.4	mA
			,	f <sub>IH</sub> = 8 MHz <sup>Note 3</sup>	Normal	$V_{DD} = 3.0 \text{ V}$		1.5	2.5	mA
			speed main) mode <sup>Note 5</sup> (MCSEL = 0)		operation	$V_{DD} = 2.0 \text{ V}$		1.5	2.5	mA
				f <sub>IH</sub> = 6 MHz <sup>Note 3</sup>	Normal	$V_{DD} = 3.0 \text{ V}$		1.2	2.3	mA
					operation	$V_{DD} = 2.0 \text{ V}$		1.2	2.3	mA
				f <sub>IH</sub> = 3 MHz <sup>Note 3</sup>	Normal	$V_{DD} = 3.0 \text{ V}$		0.8	1.6	mA
					operation	$V_{DD} = 2.0 \text{ V}$		0.8	1.6	mA
			LS (low-	f <sub>IH</sub> = 4 MHz <sup>Note 3</sup>	Normal	$V_{DD} = 3.0 \text{ V}$		1.0	1.7	mA
			speed main) mode <sup>Note 5</sup>		operation	$V_{DD} = 2.0 \text{ V}$		1.0	1.7	mA
				f <sub>IM</sub> = 4 MHz <sup>Note 6</sup>	Normal	$V_{DD} = 3.0 \text{ V}$		8.0	1.5	mA
			(MCSEL = 1)		operation	$V_{DD} = 2.0 \text{ V}$		0.8	1.5	mA
			LV (low-	f <sub>IH</sub> = 4 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 3.0 V		1.7	2.8	mA
			voltage main) mode <sup>Note 5</sup>		operation	V <sub>DD</sub> = 2.0 V		1.7	2.8	mA
			LP (low-	f <sub>IH</sub> = 1 MHz <sup>Note 3</sup>	Normal	$V_{DD} = 3.0 \text{ V}$		330	550	μΑ
		po m	power main)		operation	$V_{DD} = 2.0 \text{ V}$		330	550	μΑ
				f <sub>IM</sub> = 1 MHz <sup>Note 6</sup>	Normal	$V_{DD} = 3.0 \text{ V}$		170	360	μΑ
					operation	$V_{DD} = 2.0 \text{ V}$		170	360	μΑ

(Notes and  $\mbox{\bf Remarks}$  are listed on the page after the next page.)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(2/6)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.4	6.4	mA
current <sup>Note 1</sup>		mode	speed main)	$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		3.7	6.5	mA
			mode <sup>Note 5</sup>	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.4	6.4	mA
				$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		3.7	6.5	mA
				f <sub>MX</sub> = 12 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.4	4.6	mA
				$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		2.6	4.7	mA
				f <sub>MX</sub> = 12 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.4	4.6	mA
				$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		2.6	4.7	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.1	4.1	mA
				$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		2.4	4.1	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.1	4.1	mA
				$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		2.4	4.1	mA
			speed main) mode <sup>Note 5</sup>	speed main) V <sub>DD</sub> = 3.0 V	Normal	Square wave input		1.2	2.4	mA
					operation	Resonator connection		1.3	2.4	mA
				f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> ,	Normal	Square wave input		1.2	2.4	mA
				$V_{DD} = 2.0 \text{ V}$	operation	Resonator connection		1.3	2.4	mA
		,	f <sub>MX</sub> = 4 MHz <sup>Note 2</sup> ,	Normal	Square wave input		8.0	1.6	mA	
			speed main)	$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		0.8	1.5	mA
		(N	mode <sup>Note 5</sup> (MCSEL = 1)	$f_{MX} = 4 MHz^{Note 2}$	Normal	Square wave input		0.8	1.6	mA
					operation	Resonator connection		0.8	1.5	mA
			LP (low-	LP (low-power main) mode <sup>Note 5</sup> $f_{IH} = 1 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$ $f_{IH} = 1 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		150	320	μΑ
					operation	Resonator connection		190	360	μΑ
					Normal	Square wave input		150	320	μΑ
			(MCSEL = 1)	$V_{DD} = 2.0 \text{ V}$	operation	Resonator connection		190	360	μA
			Sub clock	fsub = 32.768 kHz <sup>Note 4</sup> ,	Normal	Square wave input		5.7	11.0	μΑ
			operation	$T_A = -40$ °C	operation	Resonator connection		5.9	11.1	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}},$	Normal	Square wave input		6.1	8.0	μΑ
				T <sub>A</sub> = +25°C	operation	Resonator connection		6.4	8.1	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}},$	Normal	Square wave input		6.3	9.3	μΑ
				T <sub>A</sub> = +50°C	operation	Resonator connection		6.6	9.4	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}},$	Normal	Square wave input		6.9	12.6	μΑ
				T <sub>A</sub> = +70°C	operation	Resonator connection		7.1	12.7	μΑ
				$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 4}},$	Normal	Square wave input		7.8	21.7	μΑ
				$T_A = +85^{\circ}C$	operation	Resonator connection		7.9	21.8	μΑ
				$f_{IL} = 15 \text{ kHz},$ $T_A = -40^{\circ}\text{C}^{\text{Note 7}}$	Normal operation			2.8	9	μΑ
			fıL	$f_{IL} = 15 \text{ kHz},$ $T_A = +25^{\circ} \text{C}^{\text{Note } 7}$	Normal operation			3.1	9	μA
			fu	$f_{IL} = 15 \text{ kHz},$ $T_A = +85^{\circ} \text{C}^{\text{Note } 7}$	Normal operation			5.0	13	μA
		1	דן		Sporadon	l	ı	1	1	1

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub>, V<sub>RTC</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, 12-bit A/D converter, ΔΣ A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.
  - 2. When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
  - **3.** When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
  - **4.** When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1). However, not including the current flowing into Independent power supply RTC, 12-bit interval timer, and watchdog timer.
  - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$ 

 $2.1 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V} @ 1 \text{ MHz to } 6 \text{ MHz}$ 

LS (low-speed main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz

LP (low-power main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz

LV (low-voltage main) mode: 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz

- **6.** When high-speed on-chip oscillator, low-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
- 7. When high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
- **Remarks 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fim: Middle-speed on-chip oscillator clock frequency
  - 4. fil: Low-speed on-chip oscillator clock frequency
  - **5.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - **6.** Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(3/6)

Parameter	Symbol		TATOS ETOS	Conditions	- VOO EVOO U	MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub> Note 2	HALT	HS (high-speed	f <sub>IH</sub> = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.69	1.9	mA
current <sup>Note 1</sup>	1002	mode	main) mode <sup>Note 7</sup>	1111 OZ 1VII IZ	V <sub>DD</sub> = 3.0 V		0.68	1.9	mA
				fclk = 32 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		1.2	2.2	mA
				PLL operation	V <sub>DD</sub> = 3.0 V		1.2	2.2	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.56	1.5	mA
					V <sub>DD</sub> = 3.0 V		0.56	1.5	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.49	1.2	mA
				10 10112	V <sub>DD</sub> = 3.0 V		0.49	1.2	mA
				f <sub>IH</sub> = 12 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.41	1.0	mA
					V <sub>DD</sub> = 3.0 V		0.41	1.0	mA
				f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.36	0.8	mA
					V <sub>DD</sub> = 3.0 V		0.36	0.8	mA
				f <sub>IH</sub> = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.33	0.7	mA
					V <sub>DD</sub> = 3.0 V		0.33	0.7	mA
			main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		290	755	μΑ
				0 1011.12	V <sub>DD</sub> = 2.0 V		290	755	μA
				f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		240	655	μA
				J	V <sub>DD</sub> = 2.0 V		240	655	μA
				f <sub>IH</sub> = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		210	556	μA
					V <sub>DD</sub> = 2.0 V		210	556	μA
			LS (low-speed	f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		220	450	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		220	450	μA
			(MCSEL = 1)  LV (low-voltage	EL = 1) f <sub>IM</sub> = 4 MHz <sup>Note 9</sup>	V <sub>DD</sub> = 3.0 V		60	350	μA
					V <sub>DD</sub> = 2.0 V		60	350	μA
				f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		625	1200	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		625	1200	μA
			LP (low-power	f <sub>IH</sub> = 1 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		200	410	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		200	410	μA
			(MCSEL = 1)	f <sub>IM</sub> = 1 MHz <sup>Note 9</sup>	V <sub>DD</sub> = 3.0 V		35	150	μA
					V <sub>DD</sub> = 2.0 V		35	150	μΑ
			HS (high-speed	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.15	mA
			main) mode <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V	Resonator connection		0.53	1.35	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.31	1.15	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.53	1.35	mA
				$f_{MX} = 12 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.23	0.85	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.41	0.95	mA
				$f_{MX} = 12 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.23	0.85	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection	1	0.41	0.95	mA
			V	$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input	1	0.21	0.75	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection	1	0.36	0.86	mA
			$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		0.21	0.75	mA	
				עט <b>– ט.ט ע</b>	Resonator connection		0.36	0.86	mA

(Notes and Remarks are listed on the page after the next page.)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(4/6)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub> Note 2	HALT	LS (low-	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		113	420	μA
current <sup>Note 1</sup>		mode	speed main)	V <sub>DD</sub> = 3.0 V	Resonator connection		176	485	μA
			mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		113	420	μA
			(MCSEL = 0)	$V_{DD} = 2.0 \text{ V}$	Resonator connection		176	485	μA
			LS (low-	f <sub>MX</sub> = 4 MHz <sup>Note 3</sup> ,	Square wave input		41	240	μA
			speed main)	V <sub>DD</sub> = 3.0 V	Resonator connection		94	290	μA
			mode <sup>Note 7</sup>	f <sub>MX</sub> = 4 MHz <sup>Note 3</sup> ,	Square wave input		41	240	μA
			(MCSEL = 1)	V <sub>DD</sub> = 2.0 V	Resonator connection		94	290	μA
			LP (low- power main) mode <sup>Note 7</sup> (MCSEL = 1)	f <sub>MX</sub> = 1 MHz <sup>Note 3</sup> ,	Square wave input		14	110	μA
				V <sub>DD</sub> = 3.0 V	Resonator connection		70	210	μA
				f <sub>MX</sub> = 1 MHz <sup>Note 3</sup> ,	Square wave input		14	110	μA
				V <sub>DD</sub> = 2.0 V	Resonator connection		70	210	μA
			Sub clock	$f_{SUB} = 32.768 \text{ kHz}^{\text{Note 5}},$ $T_A = -40^{\circ}\text{C}$	Square wave input		0.80	6.6	μA
			operation		Resonator connection		1.00	6.8	μA
				fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		1.0	4.1	μA
			T <sub>A</sub> = +25°C	Resonator connection		1.4	4.3	μA	
				fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		1.2	5.6	μA
				$T_A = +50^{\circ}\text{C}$ $f_{SUB} = 32.768 \text{ kHz}^{\text{Note 5}},$ $T_A = +70^{\circ}\text{C}$	Resonator connection		1.6	5.7	μΑ
					Square wave input		1.6	9.0	μΑ
					Resonator connection		2.0	10.6	μΑ
				fsuB = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		2.80	16.2	μΑ
				T <sub>A</sub> = +85°C	Resonator connection		3.00	19.6	μΑ
				fı∟ = 15 kHz <sup>Note 9</sup> ,			0.83	1.85	μΑ
				T <sub>A</sub> = -40°C					μΑ
				fı∟ = 15 kHz <sup>Note 9</sup> ,			1.07	2.25	μΑ
				T <sub>A</sub> = +25°C					μΑ
				fı∟ = 15 kHz <sup>Note 9</sup> ,			2.68	28.1	μΑ
				T <sub>A</sub> = +85°C					μΑ
	I <sub>DD3</sub> Note 6	STOP	T <sub>A</sub> = -40°C				0.47	0.95	μΑ
		mode <sup>Note 8</sup>	T <sub>A</sub> = +25°C				0.66	1.60	μΑ
			T <sub>A</sub> = +50°C				0.84	4.80	μΑ
			T <sub>A</sub> = +70°C				1.22	10.60	μΑ
	T <sub>A</sub> = +85°C						1.94	13	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub>, V<sub>RTC</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, 12-bit A/D converter, ΔΣ A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors.
  - 2. During HALT instruction execution by flash memory.
  - **3.** When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
  - **4.** When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
  - **5.** When operating independent power supply RTC and setting ultra-low current consumption (AMPHS1 = 1). When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - **6.** When high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. However, not including the current flowing into independent power supply RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V@1 MHz to 16 MHz}$ 

 $2.1 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V} @ 1 \text{ MHz to } 6 \text{ MHz}$ 

LS (low-speed main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz

LP (low-power main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz

LV (low-voltage main) mode: 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz

- **8.** If operation of the subsystem clock when STOP mode, same as when HALT mode of subsystem clock operation.
- 9. When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fih: High-speed on-chip oscillator clock frequency
  - 3. fim: Middle-speed on-chip oscillator clock frequency
  - 4. fil.: Low-speed on-chip oscillator clock frequency
  - 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 6. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(5/6)

(111	1	1	**************************************	· · · /		1	(3/0)
Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Independent power supply RTC operating current	IRTC <sup>Note 2</sup>	fsuв = 32.768 kHz			0.70		μА
12-bit interval timer operating	I <sub>TMKA</sub> Notes 1, 3	fsub = 38.4 kHz, fmair	ı is stopped		0.04		μΑ
current		fsuв = 32.768 kHz, fr	MAIN is stopped		0.04		μΑ
8-bit interval timer operating	<sub>TMT</sub> Notes 1, 4	f <sub>SUB</sub> = 38.4 kHz, f <sub>MAIN</sub> is stopped,	8-bit counter mode × 2 ch operation		0.14		μΑ
current		per unit	16-bit counter mode operation		0.12		μΑ
		fsub = 32.768 kHz, fmain is stopped,	8-bit counter mode × 2 ch operation		0.12		μΑ
		per unit	16-bit counter mode operation		0.10		μA
Watchdog timer operating current	Notes 1, 5	fil = 15 kHz, fmain is	stopped		0.22		μΑ
LVD operating current	I <sub>LVD</sub> Note 6				0.10		μΑ
LVDVDD operating current	ILVDVDD	Current flowing to V	DD		0.05		μΑ
LVDVBAT	ILVDVBAT	Current flowing to L	VDVBAT		0.04		μΑ
operating current		Current flowing to V	DD		0.05		μA
LVDVRTC	ILVDVRTC	Current flowing to V	RTC		0.04		μA
operating current		Current flowing to V	DD		0.05		μΑ
LVDEXLVD	ILVDEXLVD	Current flowing to E	XLVD		0.16		μΑ
operating current		Current flowing to V	DD		0.05		μΑ
Oscillation stop detection circuit operating current	lospc				0.02		μA
12-bit A/D converter operating current	I <sub>ADC</sub> Note 7	AV <sub>REFP</sub> = 5.0 V, whe	en conversion at maximum speed Note 8		1.2	1.8	mA
12-bit A/D converter AVREF(+) current	I <sub>ADREF</sub> Note 9	AVREFP = 5.0 V, HVS	SEL[1:0] = 01B <sup>Note 10</sup>		50	80	μА
Temperature sensor operating current	Ітмрѕ				125		μА
BGO operating current	I <sub>BGO</sub> Note 11				2.00	12.20	mA
Bank programming operating current	Івикр				5.60	12.20	mA
Self- programming operating current	I <sub>FSP</sub> Note 12				2.00	12.20	mA

(Notes and Remarks are listed on the page after the next page.)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(6/6)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
24-Bit ΔΣ A/D	IDSAD Note 13	In 4 ch ΔΣ A/D cor	nverter operation			1.45	2.30	mA
Converter operating		In 3 ch ΔΣ A/D cor	nverter operation			1.14	1.85	mA
current		In 1 ch ΔΣA/D con		0.52	0.94	mA		
SNOOZE	ISNOZ <sup>Note 14</sup>	CSI/UART operation	on			0.70	1.05	mA
operating current		DTC operation				2.20		mA
LCD operating current	I <sub>LCD1</sub> Notes 15, 16	External resistance division method	fLCD = fsuB (32.768 kHz) LCD clock = 128 Hz 1/3 bias, four-time-slices	V <sub>DD</sub> = 5.0 V, V <sub>L4</sub> = 5.0 V		0.06		μА
	I <sub>LCD2</sub> Note 15	Internal voltage boosting method	fLCD = fsub (32.768 kHz) LCD clock = 128 Hz 1/3 bias, four-time-slices	$V_{DD} = 3.0 \text{ V},$ $V_{L4} = 3.0 \text{ V}$ $(VLCD = 04H)$		0.85		μΑ
		V <sub>L4</sub> = 5.1 V	V <sub>DD</sub> = 5.0 V, V <sub>L4</sub> = 5.1 V (VLCD = 12H)		1.55		μА	
	I <sub>LCD3</sub> Note 15	Capacitor split method	fLCD = fsuB (32.768 kHz) LCD clock = 128 Hz 1/3 bias, four-time-slices	V <sub>DD</sub> = 3.0 V, V <sub>L4</sub> = 3.0 V		0.20		μА
Timer RJ operating current	TMRJ Note 17	fsx = 32.768 or 38.	4 kHz, fmain is stopped, per	unit		0.10		μΑ
Serial interface UARTMG operating current		fsx = 38.4 kHz, fmai	n is stopped, per unit			0.12		μА
Sampling output timer detector operating current	I <sub>SMOTD</sub> Note 19	fsx = 32.768 or 38.	sx = 32.768 or 38.4 kHz, fmain is stopped, per unit			0.10		μА
VREFADC operating current	IVREFOUT Note 20		VREFAMPCNT.BGREN = 1 VREFAMPCNT.VREFADCEN = 1 Note 8				130	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. When high speed on-chip oscillator and high-speed system clock are stopped.
  - 2. Current flowing to VRTC pin, including RTC power supply, subsystem clock oscillator circuit, and RTC.
  - 3. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and XT1 oscillator). The supply of current to an RL78 microcontroller is the sum of the values of IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in the operating mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
  - **4.** Current flowing only to the 8-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and XT1 oscillator). The supply of current to an RL78 microcontroller is the sum of the values of IDD1 or IDD2, and ITMT, when the 8-bit interval timer operates in the operating mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
  - 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply of current to an RL78 microcontroller is the sum of the values of IDD1, IDD2, or IDD3, and IWDT when the watchdog timer operates.
  - **6.** Current flowing only to the LVD circuit. The supply of current to an RL78 microcontroller is the sum of the values of IDD1, IDD2, or IDD3, and ILVD when the LVD circuit operates.
  - 7. Current flowing only to the 12-bit A/D converter. The supply of current to an RL78 microcontroller is the sum of the values of IDD1 or IDD2, and IADC when the 12-bit A/D converter operates in the operating mode or HALT mode.
  - 8. Current flowing to AVDD.
  - 9. Current flowing from the reference voltage source of the 12-bit A/D converter.
  - 10. Current flowing to AVREFP.
  - 11. Current flowing only during rewrite of 1 KB data flash memory.
  - **12.** Current flowing only during self programming.
  - **13.** Current flowing only to the 24-bit  $\Delta\Sigma$  A/D converter. The supply of current to an RL78 microcontroller is the sum of the values of lob1 or lob2, and losAD when the 24-bit  $\Delta\Sigma$  A/D converter operates.
  - 14. For shift time to the SNOOZE mode, see 29.3.3 SNOOZE mode in the RL78/I1C (512 KB) User's Manual.
  - **15.** Current flowing only to the LCD controller/driver. The supply of current to an RL78 microcontroller is the sum of the supply current (IDD1 or IDD2) and the LCD operating current (ILCD1, ILCD2, or ILCD3) when the LCD controller/driver operates in the operating mode or HALT mode. Not including the current that flows through the LCD panel. Conditions of the TYP. value and MAX. value are as follows.
    - Setting 20 pins as the segment function and blinking all
    - Selecting fsub for system clock when LCD clock = 128 Hz (LCDC0 = 07H)
    - Setting four time slices and 1/3 bias
  - **16.** Not including the current flowing into the external division resistor when using the external resistance division method.
  - 17. Current flowing only to the timer RJ (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply of current to an RL78 microcontroller is the sum of the values of IDD1 or IDD2, and ITMRJ, when the timer RJ operates in the operating mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
  - **18.** Current flowing only to the serial interface UARTMG (excluding the operating current of the XT1 oscillator). The supply of current to an RL78 microcontroller is the sum of the values of IDD1 or IDD2, and IUARTMG, when the serial interface UARTMG operates in the operating mode or HALT mode.
  - **19.** Current flowing only to the sampling output timer detector (excluding the operating current of the XT1 oscillator). The supply of current to an RL78 microcontroller is the sum of the values of IDD1 or IDD2, and ISMOTD, when the sampling output timer detector operates in the operating mode or HALT mode.
  - **20.** Current flowing only to the voltage reference (VREFADC). The supply of current to an RL78 microcontroller is the sum of the values of I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>VREFOUT</sub>, when the voltage reference operates in the operating mode or HALT mode.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
  - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 3. fclk: CPU/peripheral hardware clock frequency
  - 4. Temperature condition of the TYP. value is T<sub>A</sub> = 25°C



## 2.4 AC Characteristics

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ (1/2)

					<u> </u>			<u>`                                    </u>
Items	Symbol		MIN.	TYP.	MAX.	Unit		
Instruction cycle (minimum instruction execution time)	Tcy	Main system clock (f <sub>MAIN</sub> ) operation	HS (high-speed main) mode	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0.03125		1	μs
				2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
				2.1 V ≤ V <sub>DD</sub> < 2.4 V	0.16667		1	μs
			LS (low-speed main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.125		1	μs
			LS (low-speed main) mode (MCSEL = 1)	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μs
			LP (low-power main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V		1		μs
			LV (low-voltage main) mode	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μs
		Subsystem clock (fsub) operation	fxt = 38.4 kHz	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V		26.0		μs
			f <sub>XT</sub> = 32.768 kHz	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self	HS (high-speed main) mode	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.03125		1	μs
		programming mode		2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
				2.1 V ≤ V <sub>DD</sub> < 2.4 V	0.16667		1	μs
			LS (low-speed main) mode	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	0.25		1	μs
External system clock frequency	fex	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			1		20	MHz
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			1		16	MHz
		1.8 V ≤ V <sub>DD</sub> < 2.4 V			1		8	MHz
		1.6 V ≤ V <sub>DD</sub> < 1.8 V			1		4	MHz
	fexs	fex = 38.4 kHz			31		39	kHz
		fex = 32.768 kHz			32		35	kHz
External system clock input high-level width, low-level width	texн, texL	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			24			ns
		2.4 V ≤ V <sub>DD</sub> < 2.7 V			30			ns
		1.8 V ≤ V <sub>DD</sub> < 2.4 V			60			ns
		1.6 V ≤ V <sub>DD</sub> < 1.8 V			120			ns
	texhs,				13.7			μs
TI00 to TI07 input high-level width, low-level width	tтін, tті∟				1/fмск+10			ns
Timer RJ input cycle	tc	TRJI00, TRJI01		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
				1.8 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
Timer RJ input	tтлн, TRJIO0, TRJIO1			2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	40			ns
high-level width, low-level width	t⊤JIL			1.8 V ≤ V <sub>DD</sub> < 2.7 V	120			ns

(Remark is listed on the next page.)

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(2/2)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Timer output frequency	fro	TO00 to TO07, TRJIO0, TRJIO1, TRJO0, TRJO1	HS (high- speed main) mode	4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V			16	MHz
				2.7 V ≤ EV <sub>DD</sub> < 4.0 V			8	MHz
				2.4 V ≤ EV <sub>DD</sub> < 2.7 V			4	MHz
				2.1 V ≤ EV <sub>DD</sub> < 2.4 V			4	MHz
			LS (low- speed main) mode	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			4	MHz
			LP (low- power main) mode	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			0.5	MHz
			LV (low- voltage main) mode	1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V			2	MHz
PCLBUZ0, PCLBUZ1 output frequency	fPCL	HS (high-speed main) mode		4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V			16	MHz
				2.7 V ≤ EV <sub>DD</sub> < 4.0 V			8	MHz
				2.4 V ≤ EV <sub>DD</sub> < 2.7 V			4	MHz
				2.1 V ≤ EV <sub>DD</sub> < 2.4 V			4	MHz
		LS (low-speed main) mode		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			4	MHz
		LP (low-power main) mode		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			1	MHz
		LV (low-voltage main) mode		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V			4	MHz
				1.6 V ≤ EV <sub>DD</sub> < 1.8 V			2	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0, INTP8, INTP9, INTP12 to INTP14		1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	1			μs
		INTP1 to INTP7		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V	1			μs
Key interrupt input low-level width	tkr	KR0 to KR7		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V	250			ns
				1.6 V ≤ EV <sub>DD</sub> < 1.8 V	1			μs
RESET low-level width	trsL				10			μs

Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn)

m: Unit number (m = 0), n: Channel number (n = 0 to 7))

0.7VRTC (MIN.)


0.3VRTC (MAX.)

## **AC Timing Test Points**




## **External System Clock Timing**


**EXCLKS** 




## **TI/TO Timing**




# **Interrupt Request Input Timing**



# **Key interrupt Input Timing**




# **RESET** Input Timing



## 2.5 Peripheral Functions Characteristics

### **AC Timing Test Points**



### 2.5.1 Serial array unit

# (1) During communication at same potential (UART mode) (dedicated baud rate generator output) (T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ AV<sub>DD</sub> = EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	,	gh-speed ı) Mode	,	/-speed Mode	,	w-power ) Mode	,	w-voltage ı) Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer		2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		fмск/6		fмск/6		fмск/6		fмск/6	bps
rate <sup>Note 1</sup>		Theoretical value of the maximum transfer rate fmck = fclk Note 2		5.3		1.3		0.1		0.6	Mbps
		2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		fмск/6		fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fmck = fclk Note 2		4.0		1.3		0.1		0.6	Mbps
		2.1 V ≤ EV <sub>DD</sub> ≤ 5.5 V		fмск/6		fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fmck = fclk Note 2		1.0		1.3		0.1		0.6	Mbps
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fmck = fclk Note 2				1.3		0.1		0.6	Mbps
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V								fмск/6	bps
		Theoretical value of the maximum transfer rate fmck = fclk Note 2								0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode:  $32 \text{ MHz} (2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$ 

16 MHz (2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)


6 MHz (2.1 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V) LP (low-power main) mode: 1 MHz (1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)


Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)

### **UART** mode connection diagram (during communication at same potential)



## UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 4), g: PIM and POM number (g = 0, 1, 5, 8)

 fmck: Serial array unit operation clock frequency (Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13, 20, 21))

# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Co	onditions	HS (higl main)	h-speed Mode	LS (low main)	•	LP (low main)	/-power Mode	LV (low- main)	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> KCY1	2.7 V ≤	EV <sub>DD</sub> ≤ 5.5 V	125		500		4000		1000		ns
		2.4 V ≤	EV <sub>DD</sub> ≤ 5.5 V	250		500		4000		1000		ns
		2.1 V ≤	EV <sub>DD</sub> ≤ 5.5 V	667		500		4000		1000		ns
		1.8 V ≤	EV <sub>DD</sub> ≤ 5.5 V			500		4000		1000		ns
		1.6 V ≤	EV <sub>DD</sub> ≤ 5.5 V							1000		ns
SCKp high-/low-level	tкн1, tкL1	4.0 V ≤	EV <sub>DD</sub> ≤ 5.5 V	tkcy1/ 2 – 12		tксү1/ 2 – 50		tксү1/ 2 – 50		tkcy1/ 2 – 50		ns
width		2.7 V ≤	EV <sub>DD</sub> ≤ 5.5 V	tkcy1/ 2 – 18		tkcy1/ 2 - 50		tксү1/ 2 – 50		tkcy1/ 2 – 50		ns
		2.4 V ≤	EV <sub>DD</sub> ≤ 5.5 V	tkcy1/ 2-38		tkcy1/ 2 - 50		tксү1/ 2 – 50		tkcy1/ 2 - 50		ns
		2.1 V ≤	EV <sub>DD</sub> ≤ 5.5 V	tkcy1/ 2 – 50		tkcy1/ 2 - 50		tксү1/ 2 – 50		tkcy1/ 2 – 50		ns
		1.8 V ≤	EV <sub>DD</sub> ≤ 5.5 V			tkcy1/ 2 - 50		tксү1/ 2 – 50		tkcy1/ 2 - 50		ns
		1.6 V ≤	EV <sub>DD</sub> ≤ 5.5 V							tkcy1/ 2 - 100		ns
SIp setup time (to	<b>t</b> sıkı	4.0 V ≤	EV <sub>DD</sub> ≤ 5.5 V	44		110		110		110		ns
SCKp↑) <sup>Note 1</sup>		2.7 V ≤	EV <sub>DD</sub> ≤ 5.5 V	44		110		110		110		ns
		2.4 V ≤	EV <sub>DD</sub> ≤ 5.5 V	75		110		110		110		ns
		2.1 V ≤	EV <sub>DD</sub> ≤ 5.5 V	110		110		110		110		ns
		1.8 V ≤	EV <sub>DD</sub> ≤ 5.5 V			110		110		110		ns
		1.6 V ≤	EV <sub>DD</sub> ≤ 5.5 V							220		ns
SIp hold time	<b>t</b> KSI1	1.8 V ≤	EV <sub>DD</sub> ≤ 5.5 V	19		19		19		19		ns
(from SCKp↑) <sup>Note 2</sup>		1.6 V ≤	EV <sub>DD</sub> ≤ 5.5 V							19		ns
Delay time from SCKp↓ to SOp	tkso1	C = 30 pF <sup>Note 3</sup>	-		25		25		25		25	ns
output <sup>Note 3</sup>			1.6 V ≤ EV <sub>DD</sub>								25	ns

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" and the SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to Sop output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 10, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), g: PIM and POM numbers (g = 0, 1, 5, 8)
  - 2. fmck: Serial array unit operation clock frequency (Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number, n: Channel number (mn = 00, 02, 12))

# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (T<sub>A</sub> = −40 to +85°C, 1.6 V ≤ AV<sub>DD</sub> = EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	C	Conditions	HS (high- main) N	•	LS (low- main) N	•	LP (low- main) N	•	LV (low-v main) N	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkcy2	4.0 V ≤	20 MHz < fмск	8/fмск		_		_		_		ns
time <sup>Note 4</sup>		EV <sub>DD</sub> ≤ 5.5 V	fмск ≤ 20 MHz	6/ƒмск		6/ƒмск		6/ƒмск		6/ƒмск		ns
		2.7 V ≤	16 MHz < fмск	8/ƒмск		_		_		_		ns
		EV <sub>DD</sub> ≤ 5.5 V	fмск ≤ 16 MHz	6/ƒмск		6/ƒмск		6/ƒмск		6/ƒмск		ns
		2.4 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V	6/fмск and 500		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		2.1 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V	6/fмск and 750		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		1.8 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V			6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		1.6 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V							6/fмск and 1500		ns
SCKp high-/low-	t <sub>KH2</sub> ,	4.0 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V	tксү2/ 2 – 7		tксү2/ 2 – 7		tксү2/ 2 – 7		tксү2/ 2 – 7		ns
level width		2.7 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V	tксү2/ 2 – 8		tксү2/ 2 – 8		tксү2/ 2 – 8		tксү2/ 2 – 8		ns
			EV <sub>DD</sub> ≤ 5.5 V	tксү2/ 2 – 18		tксү2/ 2 – 18		tксү2/ 2 – 18		tксү2/ 2 – 18		ns
		1.8 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V			tксү2/ 2 – 18		tксү2/ 2 – 18		tксү2/ 2 – 18		ns
		1.6 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V							tксү2/ 2 – 66		ns
SIp setup	tsik2	2.7 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V	1/fмск+20		1/fмск+30		1/fмск+30		1/fмск+30		ns
time (to SCKp↑) <sup>Note 1</sup>		2.1 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	1/fмск+30		1/fмск+30		1/fмск+30		1/fмск+30		ns
SCKP†)		1.8 V ≤ E	V <sub>DD</sub> ≤ 5.5 V			1/fмск+30		1/fмск+30		1/fмск+30		ns
		1.6 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V							1/fмск+40		ns
SIp hold	tksi2	2.1 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V	1/fмск+31		1/fмск+31		1/fмск+31		1/fмск+31		ns
time (from SCKp↑) <sup>Note 1</sup>		1.8 V ≤ E	EV <sub>DD</sub> ≤ 5.5 V			1/fмск+31		1/fмск+31		1/fмск+31		ns
3CKp )		1.6 V ≤ E	V <sub>DD</sub> ≤ 5.5 V							1/fмск+250		ns
Delay time from SCKp↓	<b>t</b> KSO2	C = 30 $pF^{Note 3}$	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V		2/fмск+ 44		2/fмск+ 110		2/fмск+ 110		2/fмск+ 110	ns
to SOp output <sup>Note 2</sup>			2.4 V ≤ EV <sub>DD</sub> ≤ 5.5 V		2/fмск+ 75		2/fмск+ 110		2/fмск+ 110		2/fмск+ 110	ns
			2.1 V ≤ EV <sub>DD</sub> ≤ 5.5 V		2/fмск+ 100		2/fмск+ 110		2/fмск+ 110		2/fмск+ 110	ns
			1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V				2/fмск+ 110		2/fмск+ 110		2/fмск+ 110	ns
			1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V								2/fмск+ 220	ns


(Notes, Caution, and Remarks are listed on the next page.)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" and the SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to Sop output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. C is the load capacitance of the SOp output lines.
  - 4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 10, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), g: PIM number (g = 0, 1, 5, 8)
  - 2. fmck: Serial array unit operation clock frequency (Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number, n: Channel number (mn = 00, 02, 12))


### CSI mode connection diagram (during communication at same potential)



# CSI mode serial transfer timing (during communication at same potential) (when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



# CSI mode serial transfer timing (during communication at same potential) (when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



**Remarks 1.** p: CSI number (p = 00, 10, 30)

2. m: Unit number, n: Channel number (mn = 00, 02, 12)

# (4) During communication at same potential (simplified I<sup>2</sup>C mode)

(TA = -40 to +85°C, 1.6 V  $\leq$  AVDD = EVDD = VDD  $\leq$  5.5 V, AVSS = VSS = EVSS = 0 V)

(1/2)

Parameter	Symbol	Conditions		h-speed Mode		v-speed Mode	`	v-power Mode		v-voltage ) Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		1000 <sup>Note 1</sup>		400 <sup>Note 1</sup>		400 <sup>Note 1</sup>		400 <sup>Note 1</sup>	kHz
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ		400 <sup>Note 1</sup>		400 <sup>Note 1</sup>		400 <sup>Note 1</sup>		400 <sup>Note 1</sup>	kHz
		1.8 V $\leq$ EV <sub>DD</sub> $<$ 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ				300 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>	kHz
		1.6 V ≤ EV <sub>DD</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ								250 <sup>Note 1</sup>	kHz
Hold time when SCLr =	tLOW	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		1150		ns
" <u>L</u> "		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V, $C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$	1150		1150		1150		1150		ns
		1.8 V $\leq$ EV <sub>DD</sub> $<$ 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ			1550		1550		1550		ns
		1.6 V $\leq$ EV <sub>DD</sub> $<$ 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ							1850		ns
Hold time when SCLr =	tнісн	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	475		1150		1150		1150		ns
"H"		1.8 V $\leq$ EV <sub>DD</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	1150		1150		1150		1150		ns
		1.8 V $\leq$ EV <sub>DD</sub> $<$ 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ			1550		1550		1550		ns
		1.6 V $\leq$ EV <sub>DD</sub> $<$ 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ							1850		ns
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1/f <sub>MCK</sub> + 85 Notes 1, 2		1/f <sub>MCK</sub> + 145 Notes 1, 2		1/f <sub>MCK</sub> + 145 Notes 1, 2		1/f <sub>MCK</sub> + 145 Notes 1, 2		ns
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	1/f <sub>MCK</sub> + 145 Notes 1, 2		1/f <sub>MCK</sub> + 145 Notes 1, 2		1/f <sub>MCK</sub> + 145 Notes 1, 2		1/f <sub>MCK</sub> + 145 Notes 1, 2		ns
		1.8 V ≤ EV <sub>DD</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ			1/f <sub>MCK</sub> + 230 Notes 1, 2		1/f <sub>MCK</sub> + 230 Notes 1, 2		1/f <sub>MCK</sub> + 230 Notes 1, 2		ns
		1.6 V ≤ EV <sub>DD</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ							1/f <sub>MCK</sub> + 290 Notes 1, 2		ns

(Notes, Caution, and Remarks are listed on the next page.)

(2/2)


Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data hold time	thd:dat	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0	305	0	305	0	305	0	305	ns
(transmission)		1.8 V $\leq$ EV <sub>DD</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	0	355	0	355	0	355	0	355	ns
		1.8 V $\leq$ EV <sub>DD</sub> $<$ 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ			0	405	0	405	0	405	ns
		1.6 V $\leq$ EV <sub>DD</sub> $<$ 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ							0	405	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 


Notes 1. The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

## Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



Select the normal input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1. R<sub>b</sub>[Ω]:Communication line (SDAr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance
  - **2.** r: IIC number (r = 00, 10, 30), g: PIM and POM number (g = 0, 1, 5, 8)
  - 3. fmck: Serial array unit operation clock frequency (Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 12))

## (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions		gh-speed ı) Mode		w-speed n) Mode	`	w-power ı) Mode	,	w-voltage า) Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Reception	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$		fмск/6 <sup>Note 1</sup>		fмск/6 <sup>Note 1</sup>		fмск/6 <sup>Note 1</sup>		fmck/6 <sup>Note 1</sup>	bps
		Rec	Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.1		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$		fmck/6 <sup>Note 1</sup>		fmck/6 <sup>Note 1</sup>		fмск/6 <sup>Note 1</sup>		fmck/6 <sup>Note 1</sup>	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		5.3		1.3		0.1		0.6	Mbps
			$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$		fMCK/6 Notes 1, 2	bps						
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.1		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. Use it with  $EV_{DD} \ge V_b$ .

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode:  $32 \text{ MHz} (2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}),$ 

16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V),

6 MHz  $(2.1 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$ 

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V) LP (low-power main) mode: 1 MHz (1.8 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V)

LV (low-voltage main) mode:  $4 \text{ MHz} (1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V})$ 

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EVDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remarks 1. V<sub>b</sub>[V]: Communication line voltage

- **2.** q: UART number (q = 0 to 4), g: PIM and POM number (g = 0, 1, 5, 8)
- 3. fmck: Serial array unit operation clock frequency

(Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13, 20, 21))

# (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions		gh-speed ) Mode	,	v-speed Mode	`	v-power Mode	,	/-voltage ) Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		ission	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$		Notes 1, 2		Notes 1, 2		Notes 1, 2		Notes 1, 2	bps
		Transmission	Theoretical value of the maximum transfer rate <sup>Note 9</sup> $C_b = 50$ pF, $R_b = 1.4$ k $\Omega$ , $V_b = 2.7$ V		2.8 <sup>Note 3</sup>	Mbps						
			$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$		Notes 2, 4		Notes 2, 4		Notes 2, 4		Notes 2, 4	bps
			Theoretical value of the maximum transfer rate Note 9 $C_b = 50 \text{ pF}$ , $R_b = 2.7 \text{ k}\Omega$ , $V_b = 2.3 \text{ V}$		1.2 <sup>Note 5</sup>	Mbps						
			1.8 V ≤ EV <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V		Notes 2, 6, 7	bps						
			Theoretical value of the maximum transfer rate <sup>Note 9</sup> $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega,$ $V_b = 1.6 \text{ V}$		0.43 <sup>Note 8</sup>	Mbps						

**Notes 1.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V ≤ EV<sub>DD</sub> ≤ 5.5 V and 2.7 V ≤ V<sub>b</sub> ≤ 4.0 V

$$\label{eq:maximum transfer rate} \begin{aligned} & \frac{1}{\{-C_b \times R_b \times ln\ (1-\frac{2.2}{V_b})\} \times 3} \ [bps] \end{aligned}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. Transfer rate in the SNOOZE mode is 4800 bps only.
- **3.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 1** above to calculate the maximum transfer rate under conditions of the customer.
- **4.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EVDD < 4.0 V and 2.3 V ≤ Vb ≤ 2.7 V

$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \text{ln } (1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **Notes 5.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 4** above to calculate the maximum transfer rate under conditions of the customer.
  - 6. Use it with EV<sub>DD</sub> ≥ V<sub>b</sub>.
  - 7. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V ≤ EVDD < 3.3 V and 1.6 V ≤ Vb ≤ 2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **8.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 7** above to calculate the maximum transfer rate under conditions of the customer.
- 9. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V),

16 MHz (2.4 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V),

6 MHz  $(2.1 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V})$ 

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  VDD  $\leq$  5.5 V) LP (low-power main) mode: 1 MHz (1.8 V  $\leq$  VDD  $\leq$  5.5 V)

LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V)

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EV<sub>DD</sub> tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.**  $R_b[\Omega]$ :Communication line (TxDq) pull-up resistance,


C<sub>b</sub>[F]: Communication line (TxDq) load capacitance, V<sub>b</sub>[V]: Communication line voltage

- 2. q: UART number (q = 0 to 4), g: PIM and POM number (q = 0, 1, 5, 8)
- 3. fmck: Serial array unit operation clock frequency


(Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13, 20, 21))

### **UART** mode connection diagram (during communication at different potential)



#### **UART** mode bit width (during communication at different potential) (reference)



Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EVDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

**Remarks 1.**  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  $V_b[V]$ : Communication line voltage

2. q: UART number (q = 0 to 4), g: PIM and POM number (g = 0, 1, 5, 8)

# (6) Communication at different potential (2.5 V, 3 V) (fmck/2) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	HS (high- main) N	•	LS (low- main) l		LP (low- main) N		LV (low-v main) M	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 2/fcLK	$\begin{split} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{split}$	200		1150		1150		1150		ns
			$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} & = 20 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$	300		1150		1150		1150		ns
SCKp high- level width	<b>t</b> кн1	2.7 V ≤	$4 EV_{DD} ≤ 5.5 V,$ $4 V_{D} ≤ 4.0 V,$ $4 V_{D} = 1.4 kΩ$	tксү1/ 2 – 50		tксү1/ 2 – 50		tксу1/ 2 – 50		tксү1/ 2 – 50		ns
		2.3 V ≤	$4 EV_{DD} < 4.0 V$ , $4 V_{D} ≤ 2.7 V$ , $4 V_{D} ≤ 2.7 V$ , $4 V_{DD} < 4.0 V$ ,	tксү1/ 2 – 120		tксу1/ 2 – 120		tксү1/ 2 – 120		tксү1/ 2 — 120		ns
SCKp low- level width	t <sub>KL1</sub>	2.7 V ≤	$4 EV_{DD} ≤ 5.5 V,$ $4 V_{D} ≤ 4.0 V,$ $4 V_{D} = 1.4 kΩ$	tксү1/ 2 – 7		tксү1/ 2 – 50		tксү1/ 2 – 50		tkcy1/ 2 - 50		ns
		2.3 V ≤	≨ EV <sub>DD</sub> < 4.0 V, ≨ V <sub>b</sub> ≤ 2.7 V, ) pF, R <sub>b</sub> = 2.7 kΩ	tксү1/ 2 – 10		tксү1/ 2 – 50		tксү1/ 2 – 50		tксү1/ 2 — 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsıkı	2.7 V ≤	$4 EV_{DD} ≤ 5.5 V,$ $4 V_{D} ≤ 4.0 V,$ $4 V_{D} = 1.4 kΩ$	58		479		479		479		ns
		2.3 V ≤	$4 EV_{DD} < 4.0 V$ , $4 V_{D} ≤ 2.7 V$ , $4 V_{D} ≤ 2.7 kΩ$	121		479		479		479		ns
SIp hold time (from SCKp↑)Note 1	tksii	2.7 V ≤	≨ EV <sub>DD</sub> ≤ 5.5 V, ≨ V <sub>b</sub> ≤ 4.0 V, D pF, R <sub>b</sub> = 1.4 kΩ	10		10		10		10		ns
		2.3 V ≤	EV <sub>DD</sub> < 4.0 V, EV <sub>b</sub> ≤ 2.7 V, D pF, R <sub>b</sub> = 2.7 kΩ	10		10		10		10		ns
Delay time from SCKp↓ to SOp	tkso1	2.7 V ≤	≨ EV <sub>DD</sub> ≤ 5.5 V, ≨ V <sub>b</sub> ≤ 4.0 V, D pF, R <sub>b</sub> = 1.4 kΩ		60		60		60		60	ns
output <sup>Note 1</sup>		2.3 V ≤	E EV <sub>DD</sub> < 4.0 V, E V <sub>b</sub> ≤ 2.7 V, D pF, R <sub>b</sub> = 2.7 kΩ		130		130		130		130	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸ1	2.7 V ≤	$5 \text{ EV}_{DD} \le 5.5 \text{ V},$ $5 \text{ V}_{b} \le 4.0 \text{ V},$ $5 \text{ PF}, \text{ R}_{b} = 1.4 \text{ k}Ω$	23		110		110		110		ns
		2.3 V ≤	$4 EV_{DD} < 4.0 V$ , $4 V_{D} ≤ 2.7 V$ , $4 V_{D} ≤ 2.7 KΩ$	33		110		110		110		ns

(Notes, Caution, and Remarks are listed on the next page.)

(6) Communication at different potential (2.5 V, 3 V) (fmck/2) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

$(T_A = -40 \text{ to } +85^{\circ}\text{C})$	$2.7 \text{ V} \leq \text{AV}_{DD} = \text{EV}_{DD} =$	$V_{DD} \le 5.5 V$ , AVss = Vss = EVss = 0	V)


Parameter	Symbol	Conditions	HS (high-speed main) Mode		main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tksii	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	10		10		10		10		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	10		10		10		10		ns
Delay time from SCKp↑ to SOp	tkso1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 20 \text{ pF}, R_b = 1.4 \text{ k}\Omega$		10		10		10		10	ns
output <sup>Note 2</sup>		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		10		10		10		10	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

### CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00, 10, 30), m: Unit number, n: Channel number (mn = 00, 02, 12), g: PIM and POM number (g = 0, 1, 5, 8)
  - 3. fmck: Serial array unit operation clock frequency (Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number, n: Channel number (mn = 00, 02, 12))
  - 4. This specification is valid only when CSI00's peripheral I/O redirect function is not used.

# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (fmck/4) (CSI mode) (master mode, SCKp... internal clock output) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	HS (high		LS (low- main) I		LP (low main)	•	LV (low-	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 1.4 \text{ k}Ω$	300		1150		1150		1150		ns
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	500		1150		1150		1150		ns
			1.8 V $\leq$ EV <sub>DD</sub> $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ	1150		1150		1150		1150		ns
SCKp high- level width	<b>t</b> кн1	2.7 V ≤	$\begin{split} EV_{DD} &\leq 5.5 \text{ V}, \\ V_b &\leq 4.0 \text{ V}, \\ pF, R_b &= 1.4 \text{ k}\Omega \end{split}$	tксу1/ 2 – 75		tkcy1/ 2-75		tkcy1/ 2 – 75		tксү1/ 2 – 75		ns
		2.3 V ≤	$EV_{DD} < 4.0 \text{ V},$ $V_b \le 2.7 \text{ V},$ $pF, R_b = 2.7 \text{ k}\Omega$	tксү1/ 2 – 170		tксү1/ 2 – 170		tксү1/ 2 – 170		tксү1/ 2 – 170		ns
		1.6 V ≤	$\begin{split} EV_{DD} &< 3.3 \text{ V}, \\ V_b &\leq 2.0 \text{ V}^{\text{Note 3}}, \\ pF, R_b &= 5.5 \text{ k}\Omega \end{split}$	tксу1/ 2 – 458		tkcy1/ 2 - 458		tkcy1/ 2-458		tксү1/ 2 – 458		ns
SCKp low- level width	t <sub>KL1</sub>	2.7 V ≤	$EV_{DD} \le 5.5 \text{ V},$ $V_b \le 4.0 \text{ V},$ $pF, R_b = 1.4 \text{ k}\Omega$	tксу1/ 2 – 12		tксү1/ 2 – 50		tксү1/ 2 – 50		tксү1/ 2 – 50		ns
		2.3 V ≤	$\begin{split} &EV_{DD} < 4.0 \text{ V}, \\ &V_b \leq 2.7 \text{ V}, \\ &pF,  R_b = 2.7 \text{ k}\Omega \end{split}$	tксу1/ 2 – 18		tkcy1/ 2 - 50		tkcy1/ 2 - 50		tксү1/ 2 – 50		ns
		1.6 V ≤	$\begin{split} & \text{EV}_{\text{DD}} < 3.3 \text{ V}, \\ & \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ & \text{pF, } R_{\text{b}} = 5.5 \text{ k}\Omega \end{split}$	tксу1/ 2 – 50		tксү1/ 2 – 50		tkcy1/ 2-50		tксу1/ 2 – 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsıĸı	2.7 V ≤	$\begin{split} EV_{DD} &\leq 5.5 \text{ V}, \\ V_b &\leq 4.0 \text{ V}, \\ pF, R_b &= 1.4 \text{ k}\Omega \end{split}$	81		479		479		479		ns
		2.3 V ≤	$\begin{split} &EV_{DD} < 4.0 \text{ V}, \\ &V_b \leq 2.7 \text{ V}, \\ &pF,  R_b = 2.7 \text{ k}\Omega \end{split}$	177		479		479		479		ns
		1.6 V ≤	$\begin{split} &EV_{DD} < 3.3 \text{ V}, \\ &V_b \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &pF,  R_b = 5.5  k\Omega \end{split}$	479		479		479		479		ns

(Notes, Caution, and Remarks are listed on the page after the next page.)

# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (fmck/4) (CSI mode) (master mode, SCKp... internal clock output) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		h-speed Mode	`	/-speed Mode	,	v-power Mode		/-voltage ) Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp hold time (from SCKp↑) <sup>Note 1</sup>	<b>t</b> ksi1	$\begin{split} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{split}$	19		19		19		19		ns
		$2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	19		19		19		19		ns
		$\begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	19		19		19		19		ns
Delay time from SCKp↓ to	tkso1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$		100		100		100		100	ns
SOp output <sup>Note 1</sup>		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} & = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		195		195		195		195	ns
		$\begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		483		483		483		483	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸı	$\begin{split} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{split}$	44		110		110		110		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	44		110		110		110		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note 3}},$ $C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega$	110		110		110		110		ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	<b>t</b> ksi1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$	19		19		19		19		ns
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} & = 30 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$	19		19		19		19		ns
		$\begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	19		19		19		19		ns
Delay time from SCKp↑ to SOp	tkso1	$\begin{split} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{split}$		25		25		25		25	ns
output <sup>Note 2</sup>		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		25		25		25		25	ns
		1.8 V $\leq$ EV <sub>DD</sub> $<$ 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V <sup>Note 3</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 k $\Omega$		25		25		25		25	ns


(Notes, Caution and Remarks are listed on the next page.)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. Use it with  $EV_{DD} \ge V_b$ .


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00, 10, 30), m: Unit number, n: Channel number (mn = 00, 02, 12),g: PIM and POM number (g = 0, 1, 5, 8)
  - fmck: Serial array unit operation clock frequency
     (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
     m: Unit number, n: Channel number (mn = 00, 02, 12))


#### CSI mode connection diagram (during communication at different potential)



CSI mode serial transfer timing (master mode) (during communication at different potential) (when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



CSI mode serial transfer timing (master mode) (during communication at different potential) (when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

**Remark** p: CSI number (p = 00, 10, 30), m: Unit number, n: Channel number (mn = 00, 02, 12), g: PIM and POM number (g = 0, 1, 5, 8)

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp ... external clock input) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}) (1/2)$

Parameter	Symbol		Conditions		h-speed Mode	LS (low-speed main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkcy2	4.0 V ≤	24 MHz < f <sub>MCK</sub>	<b>14/f</b> мск		1		_		_		ns
time <sup>Note 1</sup>		EV <sub>DD</sub> ≤ 5.5 V,	20 MHz < fмcк ≤ 24 MHz	12/fмск		-		_		-		ns
		2.7 V ≤ V <sub>b</sub> ≤ 4.0 V	8 MHz < f <sub>MCK</sub> ≤ 20 MHz	10/ƒмск		-		-		-		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/ƒмск		16/ƒмск		_		-		ns
			fmck ≤ 4 MHz	6/fмск		10/fмск		10/fмск		10/fмск		ns
		2.7 V ≤	24 MHz < f <sub>MCK</sub>	20/fмск		_		_		_		ns
		EV <sub>DD</sub> < 4.0 V,	20 MHz < fмcк ≤ 24 MHz	16/fмск		-		-		-		ns
		2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	16 MHz < fмcк ≤ 20 MHz	14/fмск		_		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/fмск		-		-		-		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/fмск		16/fмск		-		-		ns
			fмcк ≤ 4 MHz	6/ƒмск		10/fмск		<b>10/f</b> мск		10/fмск		ns
		1.8 V ≤	24 MHz < fмск	48/fмск		_		_		_		ns
		EV <sub>DD</sub> < 3.3 V,	20 MHz < fмcк ≤ 24 MHz	36/ƒмск		-		-		-		ns
		$1.6 \text{ V} \leq$ $V_b \leq 2.0$ $V^{\text{Note 2}}$	16 MHz < fмcк ≤ 20 MHz	32/fмск		-		-		-		ns
		V	8 MHz < fмcк ≤ 16 MHz	26/fмск		-		-		-		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		-		-		ns
			fмcк ≤ 4 MHz	10/fмск		10/fмск		10/fмск		10/fмск		ns
SCKp high- /low-level	tкн2, tкL2		EV <sub>DD</sub> ≤ 5.5 V, V <sub>b</sub> ≤ 4.0 V	tkcy2/ 2 - 12		tkcy2/ 2 - 50		tkcy2/ 2 - 50		tkcy2/ 2 - 50		ns
width			EV <sub>DD</sub> < 4.0 V, V <sub>b</sub> ≤ 2.7 V	tксү2/ 2 – 18		tkcy2/ 2 - 50		tkcy2/ 2 - 50		tkcy2/ 2 - 50		ns
			$EV_{DD} < 3.3 \text{ V},$ $V_b \le 2.0 \text{ V}^{\text{Note 2}}$	tkcy2/ 2 - 50		tkcy2/ 2 - 50		tkcy2/ 2 - 50		tkcy2/ 2 - 50		ns
SIp setup time (to	tsıĸ2		$EV_{DD} \le 5.5 \text{ V},$ $V_b \le 4.0 \text{ V}^{\text{Note 2}}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SCKp↑) <sup>Note 3</sup>			$EV_{DD} < 3.3 \text{ V},$ $V_b \le 2.0 \text{ V}^{\text{Note 2}}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from	tksi2		$EV_{DD} \le 5.5 \text{ V},$ $V_b \le 4.0 \text{ V}^{\text{Note 2}}$	1/fмск + 31		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
SCKp↑) <sup>Note 3</sup>			EV <sub>DD</sub> < 3.3 V, V <sub>b</sub> ≤ 2.0 V <sup>Note 2</sup>	1/f <sub>MCK</sub> + 31		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns

(Notes, Caution and Remarks are listed on the next page.)

(8)	Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp external clock input)
	$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ (2/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Delay time from SCKp↓ to SOp output <sup>Note 4</sup>	tkso2	$\begin{aligned} 4.0 & \text{V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 & \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} &= 30 \text{ pF}, \text{ R}_{\text{b}} = 1.4 \text{ k}\Omega \\ \\ 2.7 & \text{V} \leq \text{EV}_{\text{DD}} \leq 4.0 \text{ V}, \\ 2.3 & \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \end{aligned}$		2/fмcк + 120 2/fмcк + 214		2/fмcк + 573 2/fмcк + 573		2/fмcк + 573 2/fмcк + 573		2/fмcк + 573 2/fмcк + 573	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		0/5		0/5		0/5		2/5	
		$\begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 2}}, \\ &C_{\text{b}} = 30 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned}$		2/fмск + 573		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns


Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


- 2. Use it with EVDD ≥ Vb.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" and the SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to Sop output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

- **Remarks 1.**  $R_b[\Omega]$ :Communication line (SOp) pull-up resistance,  $C_b[F]$ : Communication line (SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  - 2. p: CSI number (p = 00, 10, 30), m: Unit number, n: Channel number (mn = 00, 02, 12), g: PIM and POM number (g = 0, 1, 5, 8)
  - fmcx: Serial array unit operation clock frequency (Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).
    - m: Unit number, n: Channel number (mn = 00, 02, 12))


# CSI mode connection diagram (during communication at different potential)







CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

**Remark** p: CSI number (p = 00, 10, 30), m: Unit number, n: Channel number (mn = 00, 02, 12), g: PIM and POM number (g = 0, 1, 5, 8)

# (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $I^2C$ mode) (1/2) (T<sub>A</sub> = -40 to +85°C, 1.8 V $\leq$ AVDD = EVDD = VDD $\leq$ 5.5 V, AVSS = VSS = EVSS = 0 V)

Parameter	Symbol	Conditions	,	igh-speed n) Mode	,	v-speed Mode	,	v-power ) Mode	-	/-voltage ) Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		1000 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>	kHz
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		1000 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>	kHz
		$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}Ω$		400 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>	kHz
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.7 \text{ k}\Omega$		400 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>	kHz
		$\begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} \leq 2.0 \ V^{Note \ 2}, \\ C_{b} &= 100 \ pF, \ R_{b} = 5.5 \ k \Omega \end{split}$		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>		300 <sup>Note 1</sup>	kHz
Hold time when SCLr = "L"	tLOW	$ \begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} & = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned} $	475		1550		1550		1550		ns
		$\begin{aligned} 2.7 & \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, \\ C_b &= 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega \end{aligned}$	475		1550		1550		1550		ns
		$ \begin{aligned} 4.0 & \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ \text{C}_{\text{b}} &= 100 \text{ pF}, \text{ R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	1150		1150		1150		1150		ns
		$ 2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $	1150		1150		1150		1150		ns
		$\begin{aligned} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b &= 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{aligned}$	1150		1150		1150		1150		ns
Hold time when SCLr = "H"	tніgн	$ 4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \\ 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $	245		610		610		610		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $	200		610		610		610		ns
		$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}Ω$	675		610		610		610		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $	600		610		610		610		ns
		$\begin{aligned} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_{b} \leq 2.0 \ V^{Note \ 2}, \\ C_{b} &= 100 \ pF, \ R_{b} = 5.5 \ k \Omega \end{aligned}$	610		610		610		610		ns

(Notes, Caution and Remarks are listed on the next page.)

# (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $I^2C$ mode) (2/2) (T<sub>A</sub> = -40 to +85°C, 1.8 V $\leq$ AV<sub>DD</sub> = EV<sub>DD</sub> = V<sub>DD</sub> $\leq$ 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = EV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high	h-speed Mode	LS (low-speed main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}Ω$	1/f <sub>MCK</sub> + 135 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	1/f <sub>MCK</sub> + 135 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
		$ 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}\Omega $	1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
		$ \begin{aligned} &1.8 \; V \leq EV_{DD} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{aligned} $	1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 3</sup>		ns
Data hold time (transmission)	thd:dat	$ 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega $	0	305	0	305	0	305	0	305	ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$	0	305	0	305	0	305	0	305	ns
		$ 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF}, R_b = 2.8 \text{ k}\Omega $	0	355	0	355	0	355	0	355	ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	0	355	0	355	0	355	0	355	ns
		$\begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ C_b &= 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{split}$	0	405	0	405	0	405	0	405	ns


Notes 1. The value must also be equal to or less than fmck/4.

- 2. Use it with EV<sub>DD</sub> ≥ V<sub>b</sub>.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".


Caution Select the TTL input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the N-ch open drain output (EVDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



Caution Select the TTL input buffer and the N-ch open drain output (EV<sub>DD</sub> tolerance) mode for the SDAr pin and the N-ch open drain output (EV<sub>DD</sub> tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

- Remarks 1.  $R_b[\Omega]$ :Communication line (SDAr, SCLr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance,  $V_b[V]$ : Communication line voltage
  - 2. r: IIC number (r = 00, 10, 30), g: PIM, POM number (g = 0, 1, 5, 8)
  - fmck: Serial array unit operation clock frequency (Operating clock that is set with the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 02, 12))

### 2.5.2 Serial interface UARTMG

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		fsx = 38.4 kHz	200		9600	bps
		fsx = 38.4 kHz (when the clock doubler is in use)	200		19200	bps

## 2.5.3 Serial interface IICA

# (1) I<sup>2</sup>C standard mode (1/2)

(TA = -40 to +85°C, 1.6 V  $\leq$  AVDD = EVDD = VDD  $\leq$  5.5 V, AVSS = VSS = EVSS = 0 V)

Parameter	Symbol	C	Conditions		h-speed Mode	LS (low-speed main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard mode:	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	100	0	100	0	100	0	100	kHz
, ,		fc∟κ≥ 1 MHz	2.1 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	100	0	100	0	100	0	100	kHz
			1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V	_	-	0	100	0	100	0	100	kHz
			1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V	-	_	-	-	_	_	0	100	kHz
Setup time of	tsu:sta	2.7 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		4.7		μs
restart		2.1 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		4.7		μs
condition		1.8 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	4.7		4.7		4.7		μs
		1.6 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	-	_	_	_	4.7		μs
Hold time <sup>Note 1</sup>	thd:STA	2.7 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		4.0		μs
		2.1 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		4.0		μs
		1.8 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	4.0		4.0		4.0		μs
		1.6 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	ı	_	_	_	4.0		μs
Hold time	tLOW	2.7 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		4.7		μs
when SCLA0		2.1 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		4.7		μs
= "L"		1.8 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	4.7		4.7		4.7		μs
		1.6 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	-	-	-	_	4.7		μs
Hold time	<b>t</b> HIGH	2.7 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		4.0		μs
when SCLA0		2.1 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		4.0		μs
= "H"		1.8 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	4.0		4.0		4.0		μs
		1.6 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	-	_	_	_	4.0		μs
Data setup	tsu:dat	2.7 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	250		250		250		250		μs
time		2.1 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	250		250		250		250		μs
(reception)		1.8 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	250		250		250		μs
		1.6 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	-	-	_	_	250		μs
Data hold time	thd:dat	2.7 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	0	3.45	0	3.45	0	3.45	0	3.45	μs
(transmission)		2.1 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	0	3.45	0	3.45	0	3.45	0	3.45	μs
		1.8 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ E\	/ <sub>DD</sub> ≤ 5.5 V	_	_	_	_	_	_	0	3.45	μs

(Notes and  $\mbox{\bf Remark}$  are listed on the next page.)

## (1) I<sup>2</sup>C standard mode (2/2)

(TA = -40 to +85°C, 1.6 V  $\leq$  AVDD = EVDD = VDD  $\leq$  5.5 V, AVSS = VSS = EVSS = 0 V)

Parameter	Symbol	Conditions	, ,	HS (high-speed main) Mode		LS (low-speed main) Mode		/-power Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Setup time of	tsu:sto	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		4.0		μs
stop condition		2.1 V ≤ EV <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		4.0		μs
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V	-	_	4.0		4.0		4.0		μs
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V	-	_	_	_	_	_	4.0		μs
Bus-free time	<b>t</b> BUF	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		4.7		μs
		2.1 V ≤ EV <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		4.7		μs
		1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V	-	-	4.7		4.7		4.7		μs
		1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V	_	_	_	_	_	_	4.7		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ 

## (2) I<sup>2</sup>C fast mode

## (TA = -40 to +85°C, 1.8 V $\leq$ AVDD = EVDD = VDD $\leq$ 5.5 V, AVSS = VSS = EVSS = 0 V)

Parameter	Symbol	Conditions		\ 0	h-speed Mode	LS (low-speed main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode:	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	400	0	400	-	-	0	400	kHz
		fc∟k≥ 3.5 MHz	1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	400	0	400	-	-	0	400	kHz
Setup time of	tsu:sta	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	0.6		0.6		_	_	0.6		μs
restart condition		1.8 V ≤ EV	<sup>1</sup> / <sub>DD</sub> ≤ 5.5 V	0.6		0.6		-	-	0.6		μs
Hold time <sup>Note 1</sup>	thd:sta	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	0.6		0.6		-	_	0.6		μs
		1.8 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	0.6		0.6		_	_	0.6		μs
Hold time	tLOW	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	1.3		1.3		_	_	1.3		μs
when SCLA0 = "L"		1.8 V ≤ EV	<sup>7</sup> DD ≤ 5.5 V	1.3		1.3		-	_	1.3		μs
Hold time	<b>t</b> HIGH	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	0.6		0.6		_	_	0.6		μs
when SCLA0 = "H"		1.8 V ≤ EV	<sup>7</sup> DD ≤ 5.5 V	0.6		0.6		-	-	0.6		μs
Data setup	tsu:dat	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	100		100		_	_	100		ns
time (reception)		1.8 V ≤ EV	<sup>7</sup> DD ≤ 5.5 V	100		100		-	_	100		ns
Data hold time	thd:dat	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	0	0.9	0	0.9	_	_	0	0.9	μs
(transmission) Note 2		1.8 V ≤ EV	<sup>7</sup> DD ≤ 5.5 V	0	0.9	0	0.9	_	_	0	0.9	μs
Setup time of	tsu:sto	2.7 V ≤ EV	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V			0.6		_	_	0.6		μs
stop condition		1.8 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	0.6		0.6		_	_	0.6		μs
Bus-free time	<b>t</b> BUF	2.7 V ≤ EV	/ <sub>DD</sub> ≤ 5.5 V	1.3		1.3		_	_	1.3		μs
		1.8 V ≤ EV	3 V ≤ EV <sub>DD</sub> ≤ 5.5 V			1.3		_	_	1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

## (3) I<sup>2</sup>C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{AVDD} = \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{AVss} = \text{Vss} = \text{EVss} = 0 \text{ V})$ 


Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LP (low-power main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fcLk ≥ 10 MHz	2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V	0	1000	ı	_	1	_	-	-	kHz
Setup time of restart condition	tsu:sta	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	0.26		-	_	-	_	-	-	μs
Hold time <sup>Note 1</sup>	thd:sta	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	0.26		_	_	_	_	_	-	μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	0.5		-	-	-	-	_	_	μs
Hold time when SCLA0 = "H"	<b>t</b> HIGH	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	0.26		-	-	-	-	_	_	μs
Data setup time (reception)	tsu:dat	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	50		-	-	-	-	_	_	ns
Data hold time (transmission) <sup>Note 2</sup>	thd:dat	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	0	0.45	ı	-	ı	-	-	-	μs
Setup time of stop condition	tsu:sto	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	0.26		1	_	1	_	_	_	μs
Bus-free time	<b>t</b> BUF	2.7 V ≤ E	V <sub>DD</sub> ≤ 5.5 V	0.5		_	_	_	_	_	_	μs

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
  - 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus:  $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$ 

## IICA serial transfer timing



## 2.6 Analog Characteristics

### 2.6.1 12-bit A/D converter characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{REFP} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS1} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{ reference voltage (+)} = \text{AV}_{REFP}, \text{ reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V}) (1/2)$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			_	_	12	bit
Analog capacitance	Cs			-	_	8	pF
Analog input resistance	Rs	2.4 V ≤ AVREFP ≤ AVDE	o ≤ 5.5 V	_	_	6.7	kΩ
		1.8 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub>	o ≤ 5.5 V	_	_	8.2	kΩ
		1.6 V ≤ AVREFP ≤ AVDE	o ≤ 5.5 V	-	_	14.3	kΩ
Input capacitance Note 1	Cin	ANI0 to ANI5	V <sub>I</sub> = AV <sub>DD</sub>	-	8	-	pF
Internal reference voltage	V <sub>BGR</sub>	$2.4 \text{ V} \le \text{AV}_{DD} \le 5.5 \text{ V},$	HS (high-speed main) mode	1.38	1.45	1.5	V
Frequency	ADCLK	High-speed mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	1	_	32	MHz
			2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	1	_	16	MHz
		Normal mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	1	_	24	MHz
			2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	1	_	16	MHz
			1.8 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	1	-	8	MHz
Conversion time <sup>Note 2</sup>	tconv	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28 H	$2.7 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 5.5 \text{ V}$ Permissible signal source impedance max = $0.5 \text{ k}\Omega$ ADCLK = $32 \text{ MHz}$ When the channel-dedicated sampleand-hold circuits are not in use.	2.3	-	-	μs
			$2.7 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le 5.5 \text{ V}$ Permissible signal source impedance max = $0.5 \text{ k}\Omega$ ADCLK = $32 \text{ MHz}$ When the channel-dedicated sampleand-hold circuits are not in use. Note 3	3.3	-	-	μѕ
			$2.4~V \le AV_{REFP} \le AV_{DD} \le 5.5~V$ Permissible signal source impedance max = $1.3~k\Omega$ ADCLK = $16~MHz$	4.5	-	-	μs
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28 H	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V Permissible signal source impedance max = 1.1 kΩ ADCLK = 24 MHz When the channel-dedicated sample- and-hold circuits are not in use.	3.4	-	_	μs
			2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V  Permissible signal source impedance max = 1.1 kΩ  ADCLK = 24 MHz  When the channel-dedicated sampleand-hold circuits are not in use. Note 3	5	-	-	μs

**Notes 1.** The value listed to the right is only for reference.

- **2.** The conversion time is the sum of sampling time and comparison time. The values indicated in the table are those in the case of 40 clock cycles of ADCLK per sampling state.
- 3. When the channel-dedicated sample-and-hold circuits are in use, the input voltages on the ANIn (n = 0, 1, 2) pins must be kept within the following range.
  0.25 V ≤ ANIn ≤ AVDD 0.25 V


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} = \text{EV}_{\text{DD}} \le 5.5 \text{ V}, \text{AV}_{\text{SS1}} = \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V}, \text{ reference voltage (+)} = \text{AV}_{\text{REFP}}, \text{ reference voltage (-)} = \text{AV}_{\text{REFM}} = 0 \text{ V}) (2/2)$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Conversion time <sup>Note</sup>	tconv	Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28 H	$2.4~V \le AV_{REFP} \le AV_{DD} \le 5.5~V$ Permissible signal source impedance max = $2.2~k\Omega$ ADCLK = $16~MHz$	5.1	-	-	μs
			$1.8~V \le AV_{REFP} \le AV_{DD} \le 5.5~V$ Permissible signal source impedance max = $5~k\Omega$ ADCLK = $8~MHz$	10.1	_	-	μs
Overall error	AINL	High-speed mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.25	±5.0	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28 H	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.25	±5.0	LSB
		Normal mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.25	±5.0	LSB
		ADCSR.ADHSC = 1	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.25	±5.0	LSB
		ADSSTRn = 28 H	1.8 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±3.0	±8.0	LSB
Zero-scale error	EZS	High-speed mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±0.5	±4.5	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28 H	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	-	±0.5	±4.5	LSB
		Normal mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±0.5	±4.5	LSB
		ADCSR.ADHSC = 1	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±0.5	±4.5	LSB
		ADSSTRn = 28 H	1.8 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1	±7.5	LSB
Full-scale error	EFS	High-speed mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±0.75	±4.5	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28 H	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	-	±0.75	±4.5	LSB
		Normal mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±0.75	±4.5	LSB
		ADCSR.ADHSC = 1	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±0.75	±4.5	LSB
		ADSSTRn = 28 H	1.8 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.5	±7.5	LSB
DNL differential linearity	DLE	High-speed mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.0	-	LSB
error		ADCSR.ADHSC = 0 ADSSTRn = 28 H	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	-	±1.0	_	LSB
		Normal mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.0	_	LSB
		ADCSR.ADHSC = 1	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.0	_	LSB
		ADSSTRn = 28 H	1.8 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.0	_	LSB
INL integral linearity error	ILE	High-speed mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	-	±1.0	±3.0	LSB
		ADCSR.ADHSC = 0 ADSSTRn = 28 H	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.0	±4.5	LSB
		Normal mode	2.7 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.0	±3.0	LSB
		ADCSR.ADHSC = 1	2.4 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.0	±3.0	LSB
		ADSSTRn = 28 H	1.8 V ≤ AV <sub>REFP</sub> ≤ AV <sub>DD</sub> ≤ 5.5 V	_	±1.25	±3.0	LSB

(Caution is listed on the next page.)

#### Caution

The characteristics above only apply when pins other than those of the 12-bit A/D converter are not in use. Each of the overall error, offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error does not include the quantization error.



#### 2.6.2 Voltage reference characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS1} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage range	VREFAMPCNT.VREFADCG[1:0] = 0xb, AVDD ≥ 1.8 V Note 3	1.41	1.5	1.59	V
	VREFAMPCNT.VREFADCG[1:0] = 10b, AV <sub>DD</sub> ≥ 2.2 V Note 4	1.88	2.0	2.12	
	VREFAMPCNT.VREFADCG[1:0] = 11b, AV <sub>DD</sub> ≥ 2.7 V Note 5	2.35	2.5	2.65	
Temperature coefficient for VREFOUT <sup>Note 1</sup>	$1.8 \text{ V} \leq \text{AV}_{\text{DD}} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	_	50	_	ppm/°C
BGR stabilization time <sup>Note 2</sup> (after BGR is enabled)	VREFAMPCNT.BGREN = 1	-	_	150	μs
VREFAMP stabilization time <sup>Note 2</sup> (after VREFAMP is enabled)	VREFAMPCNT.VREFADCEN = 1	-	-	1500	μs
Overcurrent detectionNote 2	VREFAMPCNT.OLDETEN = 1	_	20	40	mA
Load capacitanceNote 1	_	0.75	1	1.25	μF

#### **Notes**

- 1. Connect capacitors as stabilization capacitance between the AV<sub>REFP</sub>/VREFOUT and AV<sub>REFM</sub> pins when the voltage reference (VREFADC) is in use.
- 2. These values are based on simulation. They are not tested at the time of shipment.
- **3.** A value in the range listed to the right cannot be used as the high-potential reference voltage for the 12-bit A/D converter.
- **4.** When a value in the range listed to the right is in use as the high-potential reference voltage for the 12-bit A/D converter, the following conditions must be satisfied.

In normal mode:  $2.2 \text{ V} \leq \text{AV}_{DD} \leq 5.5 \text{ V}$  and ADCLK = 1 MHz to 8 MHz

**5.** When a value in the range listed to the right is in use as the high-potential reference voltage for the 12-bit A/D converter, the following conditions must be satisfied.

In normal mode: 2.7 V  $\leq$  AV<sub>DD</sub>  $\leq$  5.5 V and ADCLK = 1 MHz to 24 MHz In high-speed mode: 2.7 V  $\leq$  AV<sub>DD</sub>  $\leq$  5.5 V and ADCLK = 1 MHz to 32 MHz

## 2.6.3 24-bit ΔΣ A/D converter characteristics


## (1) Reference voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS0} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal reference voltage	Vavrto			0.8		V
Temperature coefficient for internal reference voltage <sup>Note</sup>	ТСвох	$0.47~\mu\text{F}$ capacitor connected to AREGC, AVRT, and AVCM pins		10		ppm/°C

**Note** This is as stipulated by the BOX method.

$$TC_{BOX} = \frac{1}{V_{min}} \frac{Vmax - Vmin}{\Delta T_a}$$



# (2) Analog input

(TA = -40 to +85°C, 2.4 V  $\leq$  AVDD = VDD = EVDD  $\leq$  5.5 V, AVSS0 = VSS = EVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage range (differential voltage)	Vain	x1 gain	-500		500	mV
		x2 gain	-250		250	
		x4 gain	-125		125	
		x8 gain	-62.5		62.5	
		x16 gain	-31.25		31.25	
		x32 gain	-15.625		15.625	
Input gain	ainGAIN	x1 gain		1		Times
		x2 gain		2		
		x4 gain		4		
		x8 gain		8		
		x16 gain		16		
		x32 gain		32		
Input impedance	ainRIN	Differential voltage	150	360		kΩ
		Single-ended voltage	100	240		

# (3) 4 kHz sampling mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS0} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operation clock	fdsad	fx oscillation clock, input external clock or high- speed on-chip oscillator clock is used		12		MHz
Sampling frequency	<b>f</b> s			3906.25		Hz
Oversampling frequency	fos			1.5		MHz
Output data rate	TDATA			256		μs
Data width	RES			24		bit
SNDR	SNDR	x1 gain High-speed system clock is selected as operating clock of 24-bit $\Delta\Sigma$ A/D converter (bit 0 of PCKC register (DSADCK) = 1)		80		dB
		x16 gain High-speed system clock is selected as operating clock of 24-bit $\Delta\Sigma$ A/D converter (bit 0 of PCKC register (DSADCK) = 1)	69	74		
		x32 gain High-speed system clock is selected as operating clock of 24-bit $\Delta\Sigma$ A/D converter (bit 0 of PCKC register (DSADCK) = 1)	65	69		
Passband (low pass band)	fchpf	At –3 dB (phase in high pass filter not adjusted) Bits 7 and 6 of DSADHPFCR register (DSADCOF1, DSADCOF0) = 00		0.607		Hz
		At –3 dB (phase in high pass filter not adjusted) Bits 7 and 6 of DSADHPFCR register (DSADCOF1, DSADCOF0) = 01		1.214		Hz
		At –3 dB (phase in high pass filter not adjusted) Bits 7 and 6 of DSADHPFCR register (DSADCOF1, DSADCOF0) = 10		2.429		Hz
		At –3 dB (phase in high pass filter not adjusted) Bits 7 and 6 of DSADHPFCR register (DSADCOF1, DSADCOF0) = 11		4.857		Hz
In-band ripple 1	rp1	45 Hz to 55 Hz	-0.01		0.01	dB
In-band ripple 2	rp2	45 Hz to 275 Hz	-0.1		0.1	
In-band ripple 3	rp3	45 Hz to 1100 Hz	-0.1		0.1	
Passband (high pass band)	fclpf	−3 dB	·	1672		Hz
Stopband (high pass band)	fatt	-80 dB		2545		Hz
Out-band attenuation	ATT1	fs	-80			dB
	ATT2	2 fs	-80			dB

## (4) 2 kHz sampling mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS0} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operation clock	fdsad	fx oscillation clock, input external clock or high- speed on-chip oscillator clock is used		12		MHz
Sampling frequency	<b>f</b> s			1953.125		Hz
Oversampling frequency	fos			0.75		MHz
Output data rate	TDATA			512		μs
Data width	RES			24		bit
SNDR	SNDR	x1 gain High-speed system clock is selected as operating clock of 24-bit ΔΣ A/D converter (bit 0 of PCKC register (DSADCK) = 1)		80		dВ
		x16 gain High-speed system clock is selected as operating clock of 24-bit $\Delta\Sigma$ A/D converter (bit 0 of PCKC register (DSADCK) = 1)	69	74		
		x32 gain High-speed system clock is selected as operating clock of 24-bit $\Delta\Sigma$ A/D converter (bit 0 of PCKC register (DSADCK) = 1)	65	69		
Passband (low pass band)	<b>f</b> Chpf	At –3 dB (phase in high pass filter not adjusted)		0.303		Hz
In-band ripple 1	rp1	45 Hz to 55 Hz	-0.01		0.01	dB
In-band ripple 2	rp2	45 Hz to 275 Hz	-0.1		0.1	
In-band ripple 3	rp3	45 Hz to 660 Hz	-0.1		0.1	
Passband (high pass band)	fclpf	−3 dB		836		Hz
Stopband (high pass band)	fatt	-80 dB		1273		Hz
Out-band attenuation	ATT1	fs	-80			dB
	ATT2	2 fs	-80			dB

## 2.6.4 Temperature sensor 2 characteristics

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS1} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{HS (high-speed main) mode)}$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor 2 output voltage	Vоит			0.67		٧
Temperature coefficient	F <sub>VTMPS2</sub>	Temperature sensor that depends on the temperature	-11.7	-10.7	-9.7	mV/°C
Operation stabilization wait time	tтмром	Operable		15	50	μs
	tтмрснg	Switching mode		5	15	μs
Sampling time	-		5			μs

#### 2.6.5 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>POR</sub>	The power supply voltage is rising. Note 1	1.47	1.51	1.55	>
	V <sub>PDR</sub>	The power supply voltage is falling. Note 2	1.46	1.50	1.54	V
Minimum pulse width <sup>Note 3</sup>	T <sub>PW</sub>		300			μs

- **Notes 1.** Be sure to maintain the reset state until the power supply voltage rises over the minimum V<sub>DD</sub> value in the operating voltage range specified in **2.4 AC Characteristics**, by using the voltage detector or external reset pin.
  - 2. If the power supply voltage falls while the voltage detector is off, be sure to either shift to STOP mode or execute a reset by using the voltage detector or external reset pin before the power supply voltage falls below the minimum operating voltage specified in 2.4 AC Characteristics.
  - 3. This is the minimum time required for a power-on reset (POR) when VDD has fallen below VPDR. This is also the minimum time required for a POR following VDD falling below 0.7 V to when VDD exceeds VPOR while the chip is in STOP mode or the main system clock is stopped by the settings of bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



## 2.6.6 LVD circuit characteristics

## LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C,  $V_{PDR} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 V$ ,  $AV_{SS} = V_{SS} = EV_{SS} = 0 V$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>LVD0</sub>	The power supply voltage is rising.	3.98	4.06	4.24	V
		The power supply voltage is falling.	3.90	3.98	4.16	V
	V <sub>LVD1</sub>	The power supply voltage is rising.	3.68	3.75	3.92	V
		The power supply voltage is falling.	3.60	3.67	3.84	V
	V <sub>LVD2</sub>	The power supply voltage is rising.	3.07	3.13	3.29	V
		The power supply voltage is falling.	3.00	3.06	3.22	V
	V <sub>LVD3</sub>	The power supply voltage is rising.	2.96	3.02	3.18	V
		The power supply voltage is falling.	2.90	2.96	3.12	V
	V <sub>LVD4</sub>	The power supply voltage is rising.	2.86	2.92	3.07	V
		The power supply voltage is falling.	2.80	2.86	3.01	V
	V <sub>LVD5</sub>	The power supply voltage is rising.	2.76	2.81	2.97	V
		The power supply voltage is falling.	2.70	2.75	2.91	V
	V <sub>LVD6</sub>	The power supply voltage is rising.	2.66	2.71	2.86	V
		The power supply voltage is falling.	2.60	2.65	2.80	V
	V <sub>LVD7</sub>	The power supply voltage is rising.	2.56	2.61	2.76	V
		The power supply voltage is falling.	2.50	2.55	2.70	V
	V <sub>LVD8</sub>	The power supply voltage is rising.	2.45	2.50	2.65	V
		The power supply voltage is falling.	2.40	2.45	2.60	V
	V <sub>LVD9</sub>	The power supply voltage is rising.	2.05	2.09	2.23	V
		The power supply voltage is falling.	2.00	2.04	2.18	V
	V <sub>LVD10</sub>	The power supply voltage is rising.	1.94	1.98	2.12	V
		The power supply voltage is falling.	1.90	1.94	2.08	V
	V <sub>LVD11</sub>	The power supply voltage is rising.	1.84	1.88	2.01	V
		The power supply voltage is falling.	1.80	1.84	1.97	V
	V <sub>LVD12</sub>	The power supply voltage is rising.	1.74	1.77	1.81	V
		The power supply voltage is falling.	1.70	1.73	1.77	V
	V <sub>LVD13</sub>	The power supply voltage is rising.	1.64	1.67	1.70	V
		The power supply voltage is falling.	1.60	1.63	1.66	V
Minimum pulse width	t∟w		300			μs
Detection delay time					300	μs

## LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C,  $V_{PDR} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 \text{ V}$ ,  $AV_{SS} = V_{SS} = EV_{SS} = 0 \text{ V}$ )

Parameter	Symbol		Con	ditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V <sub>LVD13</sub>	VPOC2, V	$V_{POC1}$ , $V_{POC0} = 0, 0, 0, fa$	alling reset voltage	1.60	1.63	1.66	V
	V <sub>LVD12</sub>		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
			(+0.1 V)	Falling interrupt voltage	1.70	1.73	1.91	V
	V <sub>LVD11</sub>		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.87	V
			(+0.2 V)	Falling interrupt voltage	1.80	1.84	2.97	V
	V <sub>LVD4</sub>		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.91	V
			(+1.2 V)	Falling interrupt voltage	2.80	2.86	3.22	V
	V <sub>LVD11</sub>	VPOC2, V	/POC1, VPOC0 = 0, 0, 1, fa	ılling reset voltage	1.80	1.84	1.97	V
	V <sub>LVD10</sub>		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.12	V
			(+0.1 V)	Falling interrupt voltage	1.90	1.94	2.08	V
	V <sub>LVD9</sub>		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.23	V
			(+0.2 V)	Falling interrupt voltage	2.00	2.04	2.18	V
	V <sub>LVD2</sub>		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.29	V
			(+1.2 V)	Falling interrupt voltage	3.00	3.06	3.22	V
	V <sub>LVD8</sub>	VPOC2, V	POC1, VPOC0 = 0, 1, 0, fa	Illing reset voltage	2.40	2.45	2.60	V
	V <sub>LVD7</sub>		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.76	V
				Falling interrupt voltage	2.50	2.55	2.70	V
	V <sub>LVD6</sub>		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.86	V
				Falling interrupt voltage	2.60	2.65	2.80	V
	V <sub>LVD1</sub>		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.92	V
				Falling interrupt voltage	3.60	3.67	3.84	V
	V <sub>LVD5</sub>	VPOC2, V	POC1, VPOC0 = 0, 1, 1, fa	ılling reset voltage	2.70	2.75	2.91	V
	V <sub>LVD4</sub>		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	3.07	V
				Falling interrupt voltage	2.80	2.86	3.01	V
	V <sub>LVD3</sub>		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.18	V
				Falling interrupt voltage	2.90	2.96	3.12	V
	V <sub>LVD0</sub>		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.24	V
				Falling interrupt voltage	3.90	3.98	4.16	V

#### 2.6.7 Power supply voltage rising slope characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDDR				54	V/ms
	SVRTCR					

- Cautions 1. Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.
  - 2. When the voltages for VDD and AVDD differ and they rise at different rates, if AVDD is lower than 0.8 V at the time of the release from the internal reset state by the power-on reset (POR) circuit, the chip may not start normally.


In such cases, apply either of the following countermeasures.

- Hold AV<sub>DD</sub>  $\geq$  0.8 V until V<sub>DD</sub>  $\geq$  1.47 V.
- Hold the RESET pin low until  $V_{DD} \ge 1.47 \text{ V}$  and  $AV_{DD} \ge 0.8 \text{ V}$ .

## 2.6.8 VDD pin voltage detection characteristics

(TA = -40 to +85°C, 1.8 V  $\leq$  AVDD = VDD = EVDD  $\leq$  5.5 V, AVSS = VSS = EVSS = 0 V)


Parameter	Symbol	LVDVDD[2:0]	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVDVDD0	000	Rising	2.40	2.53	2.65	V
			Falling	2.33	2.46	2.58	V
	VLVDVDD1	001	Rising	2.60	2.74	2.86	V
			Falling	2.53	2.67	2.79	V
	VLVDVDD2	010	Rising	2.79	2.94	3.07	V
			Falling	2.73	2.87	2.99	V
	VLVDVDD3	011	Rising	3.00	3.15	3.28	V
			Falling	2.93	3.08	3.21	V
	VLVDVDD4	100	Rising	3.30	3.46	3.60	V
			Falling	3.23	3.39	3.52	V
	VLVDVDD5	101	Rising	3.59	3.77	3.91	V
			Falling	3.53	3.70	3.84	V
Minimum pulse width	tpw_lvdvdd	-	_	300			μs
Detection delay time	tdly_lvdvdd	_	_			300	μs



## 2.6.9 LVDVBAT pin voltage detection characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = EV_{SS} = 0 \text{ V})$ 


Parameter	Symbol	LVDVBAT[2:0]	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVDVBAT0	000	Rising	2.11	2.23	2.34	V
			Falling	2.06	2.17	2.28	V
	VLVDVBAT1	001	Rising	2.31	2.43	2.54	V
			Falling	2.25	2.37	2.48	V
	VLVDVBAT2	010	Rising	2.51	2.63	2.74	V
			Falling	2.45	2.57	2.68	V
	VLVDVBAT3	011	Rising	2.60	2.73	2.84	V
			Falling	2.54	2.67	2.78	V
	VLVDVBAT4	100	Rising	2.69	2.83	2.95	V
			Falling	2.64	2.77	2.89	V
	VLVDVBAT5	101	Rising	2.79	2.93	3.05	V
			Falling	2.73	2.87	2.99	V
	VLVDVBAT6	110	Rising	2.99	3.13	3.26	V
			Falling	2.93	3.07	3.19	V
Minimum pulse width	t <sub>pw_lvdvbat</sub>	_	-	300			μs
Detection delay time	tdly_lvdvbat	_	_			300	μs
Pin resistor	<b>r</b> in_lvdvbat	_	LVDVBATEN = 1		109		ΜΩ



## 2.6.10 VRTC pin voltage detection characteristics

(TA = -40 to +85°C, 1.8 V  $\leq$  AVDD = VDD = EVDD  $\leq$  5.5 V, AVSS = VSS = EVSS = 0 V)


Parameter	Symbol	LVDVRTC[1:0]	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVDVRTC0	00	Rising	2.16	2.22	2.28	V
			Falling	2.10	2.16	2.22	V
	VLVDVRTC1	01	Rising	2.36	2.43	2.50	V
			Falling	2.30	2.37	2.44	V
	VLVDVRTC2	10	Rising	2.56	2.63	2.70	V
			Falling	2.50	2.57	2.64	V
	VLVDVRTC3	11	Rising	2.76	2.84	2.92	V
			Falling	2.70	2.78	2.86	V
Minimum pulse width	tpw_lvdvrtc	_	_	300			μs
Detection delay time	tdly_lvdvrtc	_	_			300	μs



## 2.6.11 EXLVD pin voltage detection

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVDEXLVD	Rising	1.25	1.33	1.41	٧
		Falling	1.20	1.28	1.36	V
Minimum pulse width	tpw_lvdexlvd	_	300			μs
Detection delay time	tdly_lvdexlvd	_			300	μs
Pin resistor	<b>r</b> in_exlvd	LVDEXLVDEN = 1		34		МΩ



#### 2.7 LCD Characteristics

#### 2.7.1 Resistance division method

## (1) Static display mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = EV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V <sub>L4</sub>		2.0		V <sub>DD</sub>	V

#### (2) 1/2 bias method, 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = EV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V <sub>L4</sub>		2.7		V <sub>DD</sub>	V

## (3) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = EV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V <sub>L4</sub>		2.5		V <sub>DD</sub>	V

#### 2.7.2 Internal voltage boosting method

#### (1) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{AV}_{DD} = \text{V}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub>	C1 to C4 <sup>Note 1</sup>	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H Note 4	1.65	1.75	1.83	V
Doubler output voltage	V <sub>L2</sub>	C1 to C4 <sup>Note 1</sup> =	0.47 μF	2 VL1-0.10	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V
Tripler output voltage	V <sub>L4</sub>	C1 to C4 <sup>Note 1</sup> =	0.47 μF	3 VL1-0.15	3 VL1	3 V <sub>L1</sub>	V
Reference voltage setup timeNote 2	tvwait1			5			ms
Voltage boost wait timeNote 3	tvwait2	C1 to C4 <sup>Note 1</sup> =	0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V<sub>L1</sub> and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- **4.** This setting is only available when  $V_{DD} \ge V_{L1}$ .

#### (2) 1/4 bias method

(TA = -40 to +85°C, 1.8 V  $\leq$  AVDD = VDD = EVDD  $\leq$  5.5 V, AVss = Vss = EVss = 0 V)

Parameter	Symbol	Cor	ditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub>	C1 to C5 <sup>Note 1</sup>	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	V <sub>L2</sub>	C1 to C5 <sup>Note 1</sup> =	0.47 μF	2 VL1-0.08	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V
Tripler output voltage	V <sub>L3</sub>	C1 to C5 <sup>Note 1</sup> =	0.47 μF	3 VL1-0.12	3 VL1	3 V <sub>L1</sub>	V
Quadruply output voltage	V <sub>L4</sub>	C1 to C5 <sup>Note 1</sup> =	0.47 μF	4 VL1-0.16	4 V <sub>L1</sub>	4 V <sub>L1</sub>	V
Reference voltage setup timeNote 2	tvwait1			5			ms
Voltage boost wait time <sup>Note 3</sup>	tvwait2	C1 to C5 <sup>Note 1</sup> =	0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V<sub>L1</sub> and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL3 and GND
- C5: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

## 2.7.3 Capacitor split method

## (1) 1/3 bias method

(TA = -40 to +85°C, 2.2 V  $\leq$  AVDD = VDD = EVDD  $\leq$  5.5 V, AVSS = VSS = EVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>L4</sub> voltage	V <sub>L4</sub>	C1 to C4 = 0.47 µF <sup>Note 2</sup>		V <sub>DD</sub>		V
V <sub>L2</sub> voltage	V <sub>L2</sub>	C1 to C4 = 0.47 µF <sup>Note 2</sup>	2/3 V <sub>L4</sub> —	2/3 V <sub>L4</sub>	2/3 V <sub>L4</sub> +	V
			0.1		0.1	
V <sub>L1</sub> voltage	V <sub>L1</sub>	C1 to C4 = 0.47 µF <sup>Note 2</sup>	1/3 V <sub>L4</sub> —	1/3 VL4	1/3 V <sub>L4</sub> +	V
			0.1		0.1	
Capacitor split wait timeNote 1	tvwait		100			ms

Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).


- 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
  - C1: A capacitor connected between CAPH and CAPL
  - C2: A capacitor connected between V<sub>L1</sub> and GND
  - C3: A capacitor connected between VL2 and GND
  - C4: A capacitor connected between VL4 and GND
  - $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$

#### 2.8 RAM Data Retention Characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 <sup>Note</sup>		5.5	V

**Note** The value depends on the POR detection voltage. When the voltage drops, the data in RAM are retained until a POR is applied, but are not retained following a POR.



## 2.9 Flash Memory Programming Characteristics

(TA = -40 to +85°C, 1.8 V  $\leq$  AVDD = VDD = EVDD  $\leq$  5.5 VNote 4, AVSS = VSS = EVSS = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V <sup>Note 4</sup>	1		32	MHz
Number of code flash rewrites <sup>Notes 1, 2, 3</sup>	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years  TA = 85°C	10,000			

- Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the
  - 2. When using flash memory programmer and Renesas Electronics self programming library
  - 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.
  - 4. Execute bank programming while the following conditions are satisfied.
    - (1)  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
    - (2) Operation is in HS (high-speed main) mode or LS (low-speed main) mode.

Bank programming is prohibited in LP (low-power main) mode and LV (low-voltage main) mode.

Self-programming is possible when 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V.

#### 2.10 Dedicated Flash Memory Programmer Communication (UART)


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = EV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

#### 2.11 Timing of Entry to Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le AV_{DD} = V_{DD} = EV_{DD} \le 5.5 \text{ V}, AV_{SS} = V_{SS} = EV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tнo	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: Time to release the external reset after the TOOL0 pin is set to the low level.


thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)


## 3. PACKAGE DRAWINGS


## 3.1 80-pin Product

R5F10NMLDFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP80-12x12-0.50	PLQP0080KB-B	_	0.5







Reference	Dimens	sions in mi	llimeters
Symbol	Min	Nom	Max
D	11.9	12.0	12.1
E	11.9	12.0	12.1
A <sub>2</sub>	_	1.4	_
H <sub>D</sub>	13.8	14.0	14.2
HE	13.8	14.0	14.2
Α	_	_	1.7
A <sub>1</sub>	0.05	_	0.15
bp	0.15	0.20	0.27
С	0.09	_	0.20
θ	0°	3.5°	8°
е	_	0.5	I
х	_	_	0.08
у	_	_	0.08
Lp	0.45	0.6	0.75
L <sub>1</sub>	_	1.0	_

© 2017 Renesas Electronics Corporation. All rights reserved.

LOCATED WITHIN THE HATCHED AREA

4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.


Unit: mm


## 3.2 100-pin Product


#### R5F10NPLDFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP100-14x14-0.50	PLQP0100KB-B	_	0.6

 $H_D$ \*1 <u>D</u> 76 <u>---</u> 50 \*2 E 뿐 NOTE 4 NOTE) Index area







- 1. DIMENSIONS "\*1" AND "\*2" DO NOT INCLUDE MOLD FLASH.
  2. DIMENSION "\*3" DOES NOT INCLUDE TRIM OFFSET.
- 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
- 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference	Dimensions in millimeters			
Symbol	Min	Nom	Max	
D	13.9	14.0	14.1	
E	13.9	14.0	14.1	
A <sub>2</sub>	_	1.4	_	
H <sub>D</sub>	15.8	16.0	16.2	
HE	15.8	16.0	16.2	
Α	_	_	1.7	
A <sub>1</sub>	0.05	_	0.15	
b <sub>p</sub>	0.15	0.20	0.27	
С	0.09	_	0.20	
θ	0°	3.5°	8°	
е	_	0.5	_	
х	_	_	0.08	
у		_	0.08	
Lp	0.45	0.6	0.75	
L <sub>1</sub>	_	1.0	_	

© 2015 Renesas Electronics Corporation. All rights reserved.

Revision History RL78/I1C (512 KB) Datasheet
--

		Description		
Rev.	Date	Page	Summary	
1.00	Dec 25, 2020	-	First edition issued	

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

- 6. Voltage application waveform at input pin
  - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).
- 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="https://www.renesas.com/contact/">www.renesas.com/contact/</a>.