











## **TSic 506F TO92**

## **Temperature Sensor IC**

For a fully calibrated and very accurate low power temperature measurement

#### Benefits & Characteristics

- Fully calibrated
- Outstanding accuracy of ±0.1 K
- Very low power consumption
- Excellent long-term stability
- Accuracy range of 40 K can be shifted (default: +5 °C to +45 °C)

#### Illustration

L

L2

#### Technical Data

Dimensions (L / L2 x W x H in mm): 2)	17.30 / 3.81 x 4.57 x 2.3
Operating temperature range:*	-10 °C to +60 °C (-7 °C to +57 °C guaranteed)
Accuracy:*	±0.1 K in the range of +5 °C to +45 °C
Resolution:*	0.034 K
Sampling rate:*	10 Hz
Supply voltage:	$\rm V_{dd} = 3~V$ to 5.5 V, high precision operation in range $\rm V_{dd} = 4.5~V$ to 5.5 V
Supply current:	typ. 30 $\mu$ A at 25 °C and V <sub>dd</sub> = 3.3 V for minimal self-heating
Packaging:*	TO92
Output signal:	Digital - see application note ATTSic_E

<sup>2)</sup> For tolerances, see Application Note













#### **Product Photo**



## Pin Assignment



	Pin 1	Pin 2	Pin 3
TO92	GND	Signal	$V_{dd'}$ Supply voltage (3 V to 5.5 V)

## Absolute maximal ratings

	Min	Max
Supply voltage (V <sub>dd</sub> )	-0.3 V	6 V
Voltages to analog I/O – Pins $(V_{SIG}, V_{GND})$	-0.3 V	$V_{dd}$ +0.3 $V$
Storage temperature range (T <sub>STOR</sub> )	-10 °C	+60 °C
Non-operating temperature range		

## Operating conditions

	Min	Тур	Max
Supply voltage to GND (V+)	2.97 V	5 V	5.5 V
Supply current ( $I_{Vdd}$ ) at $V_{dd} = 3.3 \text{ V, RT}$	25 μΑ	30 μΑ	60 μΑ
Operating temperature range (T <sub>amb</sub> )	-10 °C		+60 °C
Output load capacitance (C <sub>L</sub> )			15 nF
External capacitance between $V_{dd}$ and $GND^{1)}$	100 nF (recommer	ided)	
Output load resistance between signal and GND (or $V_{\rm dd}$ )	47 kΩ		

 $<sup>^{\</sup>mbox{\tiny 1)}}\mbox{Recommended}$  as close to TSic  $\mbox{V}_{\mbox{\tiny dd}}$  and GND-Pins as possible













### Temperature accuracies<sup>2)</sup>

T1: +5 °C to +45 °C	±0.1 K
T2: -10 °C to +60 °C	±0.2 K

<sup>2)</sup> The sensor is calibrated at 5 V. The provided accuracy is applicable for a supply voltage between 4.5 V and 5.5 V. The accuracy is smaller with a supply voltage between 2.97 V and 4.5 V. For applications where the best accuracy at 3 V is requested, ask for a custom specific, 3 V calibrated device. Other TSic products with custom specific calibrations are available upon request e.g. other temperature range for high accuracy. Accuracy at delivery; the assembly method can influence the accuracy!

#### **Order Information**

Description:	Item number:	Former main reference:
TSic 506F TO92	103490	030.00045













# **Application Note**Temperature Sensor IC Content

#### 1. TSic 206/203/201/306/316/303/301

The TSic series of temperature sensor ICs are specifically designed as a low-power solution for temperature measurement in building automation, medical/pharma technologies, industrial and mobile applications. The TSic provides a simple temperature measurement and achieves outstanding accuracy combined with long term stability.

The TSic has a high precision bandgap reference with a PTAT (proportional-to-absolute-temperature) output, a low-power and high-precision ADC and an on-chip DSP core with an EEPROM for the precisely calibrated output signal. The TSic temperature sensor is fully calibrated, meaning no further calibration effort is required by the customer




Figure 1: Comparison of TSic <--> platinum sensor accuracy

Extended long wires (> 10 m) will not influence the accuracy. The TSic is available with digital (ZacWire<sup>TM</sup>, TSic x06), analog (0 V to 1V, TSic x01) or ratiometric (10 % to 90 % V+, TSic x03) output signal. The low power consumption of about 35  $\mu$ A makes it suitable for many applications.

With an accuracy of  $\pm 0.3$  K in a temperature range of 80 K (e.g.  $\pm 10$  °C to  $\pm 90$  °C), the TSic sensors are more accurate than a class F0.3 (IEC60751) platinum sensor. The tolerances of the TSic and F 0.3 and F 0.15 platinum sensors are compared in Figure 1. With a standard calibration, the TSic 30x is more accurate than a F 0.3 platinum sensor in the range of  $\pm 10$  °C to  $\pm 110$  °C. The range can be shifted up or downwards to reach a high accuracy between e.g.

-30 °C to +50 °C.

Output examples		Temperature Rang	e: -50 °C to +150 °C
Temp (°C)	Digital Values (TSic x06)	Analog 0 V to 1 V (TSic x01)	Analog Ratiometric 10 % to 90 % ( $V^+ = 5.0 \text{ V}$ ) (TSic x03)
-50 <sup>1)</sup>	0x000	0.000	10 % V+ (0.5 V)
-10	0x199	0.200	26 % V+ (1.3 V)
0	0x200	0.250	30 % V+ (1.5 V)
25	0x2FF	0.375	40 % V+ (2.0 V)
60	0x465	0.550	54 % V+ (2.7 V)
125	0x6FE	0.875	80 % V+ (4.0 V)
150 <sup>2)</sup>	0x7FF	1.000	90 % V+ (4.5 V)

1) LT = -50  $\,$  2) HT = 150 as standard value for the temperature calculation





Formulas for the output signal [°C]:



Analog output (0 V to 1 V): T = Sig [V] x (HT - LT) + LT [°C]



Ratiometric output (10 % to 90 %): x (HT - LT) + LT [°C]

Sig [V]



Digital signal Digital output - 11 bit: x (HT - LT) + LT [°C]2047



Digital signal Digital output - 14 bit (TSic 316): x (HT - LT) + LT [°C]16383

LT: HT:













#### 2. TSic 506F/503F/516/501F

The TSic series of temperature sensor ICs are specifically designed as a low-power solution for temperature measurement in building automation, medical / pharma technologies, industrial and mobile applications. The TSic provides a simple temperature measurement and achieves outstanding accuracy combined with long term stability.

The TSic has a high precision bandgap reference with a PTAT (proportional-to-absolute-temperature) output, a low-power and high-precision ADC and an on-chip DSP core with an EEPROM for the precisely calibrated output signal.




Figure 1: Comparison of TSic <--> platinum sensor accuracy

The TSic temperature sensor is fully calibrated, meaning no further calibration effort is required by the customer. With an accuracy of  $\pm 0.1$  K in a range of 40 K (e.g. +5 °C to +45 °C), the sensor is more accurate than a class F0.1 (IEC 60751) platinum sensor. Extended long wires (> 10 m) will not influence the accuracy. The TSic is available with digital (ZacWire<sup>TM</sup>, TSic 506F),analog (0 V to 1 V, TSic 501F) or ratiometric (10 % to 90 % V<sup>+</sup>, TSic 503F) output signal. The low power consumption of about 35  $\mu$ A makes it suitable for many applications.

Output Examples		Temperature Ra	ange: -10 °C to +60 °C
Temp (°C)	Digital Values (TSic x06)	Analog 0 V to 1 V (TSic x01)	Analog Ratiometric 10 % to 90 % ( $V^+$ = 5.0 V) (TSic x03)
$< -10 \text{ to } -10^{1)}$	0x000	0.000	10 % V+ (0.5 V)
0	0x124	0.143	21.4 % V+ (1.07 V)
25	0x3FF	0.500	50 % V+(2.5 V)
$+60^{2} \text{ to} > +60$	0x7FF	1.000	90 % V <sup>+</sup> (4.5 V)

2) HT = 60 as standard value for the temperature calculation

Formulas for the output signal [°C]:

Analog output (0 V to 1 V):  $T = Sig[V] x (HT - LT) + LT[^{\circ}C]$ 

Ratiometric output (10 % to 90 %):  $T = \frac{\frac{\text{Sig [V]}}{\text{V}^+[V]}}{0.8} \times (\text{HT - LT}) + \text{LT [°C]}$ 

Digital output - 11 bit:  $T = \frac{\text{Digital signal}}{2047} \times (\text{HT - LT}) + \text{LT [°C]}$ 

Digital output - 14 bit (TSic 516):  $T = \frac{\text{Digital signal}}{16383} \times (\text{HT - LT}) + \text{LT [°C]}$ 

LT: Lower temperature limit  $[= -10 \, ^{\circ}C]$  V+: Supply voltage [V]

HT: Higher temperature limit [= +60 °C] Sig[V]: Analog/ratiometric output signal [V]













#### 3. TSic 716

The TSic series of temperature sensor ICs are specifically designed as a low-power solution for temperature measurement in building automation, medical/pharma technologies, industrial and mobile applications. The TSic provides a simple temperature measurement and achieves outstanding accuracy combined with long term stability. The TSic has a high precision bandgap reference with a PTAT (proportional-to-absolute-temperature) output, a lowpower and high-precision ADC and an on-chip DSP core with an EEPROM for the precisely calibrated output signal. The IST AG TSic sensor is fully tested and calibrated to ensure the guaranteed accuracy.

Output Examples	Temperature Range: -10 °C to +60 °C
Temp (°C)	Digital
+35	0x2925
+40	0x2DB7
+45	0x3249


Formulas for the output signal [°C]:

Digital output: 
$$T = \frac{\text{Digital signal}}{16383} \times (\text{HT - LT}) + \text{LT [°C]}$$

Lower temperature limit [= -10 °C] IT: HT: Higher temperature limit [= +60 °C]

Supply voltage [V]

### 4. TSic Accuracy Overview<sup>1)</sup>



<sup>1)</sup> Range 1 can be shifted to a customer specific temperature

#### 5. ZACwire™ Digital Output

#### 5.1 TSic ZACwire™ Communication Protocol

ZACwire™ is a single wire bi-directional communication protocol. The bit encoding is similar to Manchester in that clocking information is embedded into the signal (falling edges of the signal happen at regular periods). This allows the protocol to be largely insensitive to baud rate differences between the two ICs communicating. In end-user applications, the TSic will be transmitting temperature information, and another IC in the system (most likely a  $\mu$ Controller) will be reading the temperature data over the ZACwire<sup>TM</sup>.













#### 5.2 Temperature Transmission Packet from a TSic

The TSic transmits 1-byte packets. These packets consist of a start bit, 8 data bits, and a parity bit. The nominal baud rate is 8 kHz (125 µsec bit window). The signal is normally high. When a transmission occurs, the start bit occurs first followed by the data bits (MSB first, LSB last). The packet ends with an even parity bit.

	Start Bit MSB (7)						LSB (0)	Parity (Even)	
--	-------------------	--	--	--	--	--	---------	---------------	--

Figure 1.1 – ZACwire™ Transmission Packet

The TSic provides temperature data with 11-bit or 14-bit resolution, and obviously these 11 bits or 14-bit of information cannot be conveyed in a single packet. A complete temperature transmission from the TSic consists of two packets. The first packet contains the most significant 3 bits or 6 bits of temperature information, and the second packet contains the least significant 8 bits of temperature information. There is a single bit window of high signal (stop bit) between the end of the first transmission and the start of the second transmission.




Figure 1.2 – Full ZACwire™ Temperature Transmission from TSic

#### 5.3 Bit Encoding

The bit format is duty cycle encoded:

Start bit => 50 % duty cycle used to set up strobe time

Logic 1 => Logic 0 => 75 % duty cycle 25 % duty cycle



Perhaps the best way to show the bit encoding is with an oscilloscope trace of a ZACwire™ transmission. The following shows a single packet of 96 Hex being transmitted. Because 96 Hex is already even parity, the parity bit is zero.
















Figure 1.3 – ZACwire™ Transmission

#### 5.4 How to Read a Packet

When the falling edge of the start bit occurs, measure the time until the rising edge of the start bit. This time  $(T_{strob})$  is the strobe time. When the next falling edge occurs, wait for a time period equal to  $T_{strob}$ , and then sample the ZACwire signal. The data present on the signal at this time is the bit being transmitted. Because every bit starts with a falling edge, the sampling window is reset with every bit transmission. This means errors will not accrue for bits downstream from the start bit, as it would with a protocol such as RS232. It is recommended, however, that the sampling rate of the ZACwire™ signal when acquiring the start bit be at least 16x the nominal baud rate. Because the nominal baud rate is 8 kHz, a 128 kHz sampling rate is recommended when acquiring Tstrobe.

#### 5.5 How to Read a Packet using a µController

It is best to connect the ZACwire<sup>TM</sup> signal to a pin of the  $\mu$ Controller that is capable of causing an interrupt on a falling edge. When the falling edge of the start bit occurs, it causes the  $\mu$ Controller to branch to its ISR. The ISR enters a counting loop incrementing a memory location ( $T_{\text{strobe}}$ ) until it sees a rise on the ZACwire<sup>TM</sup> signal. When  $T_{\text{strobe}}$  has been acquired, the ISR can simply wait for the next 9 falling edges (8-data, 1-parity). After each falling

Tstrobe has been acquired, the ISR can simply wall for the next 9 failing edges (o-data, 1-pairty). After edge, it waits for  $T_{strobe}$  to expire and then sample the next bit. The ZACwire<sup>TM</sup> line is driven by a strong CMOS push/pull driver. The parity bit is intended for use when the ZACwire<sup>TM</sup> is driving long (> 2 m) interconnects to the  $\mu$ Controller in a noisy environment. For systems in which the "noise environment is more friendly", the user can choose to have the  $\mu$ Controller ignore the parity bit. In the appendix of this document is sample code for reading a TSic ZACwire<sup>TM</sup> transmission using a PIC 16F627  $\mu$ Controller.

#### 5.6 How Often Does the TSic Transmit?

If the TSic is being read via an ISR, how often is it interrupting the µController with data? The update rate of the TSic is being read via an ISK, now often is it interrupting the pcontroller with data? The dipdate rate of the TSic can be programmed to one of 4 different settings: 250 Hz, 10 Hz, 1 Hz, and 0.1 Hz. This is done during calibration of the sensor on IST AG side. The standard update rate is 10 Hz (TSic 206, TSic 306, TSic 506) or 1 Hz (TSic 716). For other update rates please contact IST AG. Servicing a temperature-read ISR requires about 2.7 ms. If the update rate of the TSic is programmed to 250 Hz, then the µController spends about 66 % of its time reading the temperature transmissions. If, however, the update rate is programmed to something more reasonable like 1 Hz, then the µController spends about 0.27 % of its time reading the temperature transmissions.














#### 5.7 Solutions if Real Time System Cannot Tolerate the TSic Interrupting the µController

Some real time systems cannot tolerate the TSic interrupting the  $\mu$ Controller. The  $\mu$ Controller must initiate the temperature read. This can be accomplished by using another pin of the  $\mu$ Controller to supply  $V_{DD}$  to the TSic. The TSic will transmit its first temperature reading approximately 65-85 ms <sup>1)</sup> (@RT) after power up. When the  $\mu$ Controller wants to read the temperature, it first powers the TSic using one of its port pins. It will receive a temperature transmission approximately 65 ms to 85 ms later. If during that 85 ms, a higher priority interrupt occurs, the  $\mu$ Controller can simply power down the TSic to ensure it will not cause an interrupt or be in the middle of a transmission when the high priority ISR finishes. This method of powering the TSic has the additional benefit of acting like a power down mode and reducing the quiescent current from a nominal 45  $\mu$ A to zero. The TSic is a mixed signal IC and provides best performance with a clean  $V_{DD}$  supply. Powering through a  $\mu$ Controller pin does subject it to the digital noise present on the  $\mu$ Controller's power supply. Therefore it is best to use a simple RC filter when powering the TSic with a  $\mu$ Controller port pin. See the diagram below

1) This value is depending on the temperature. In lower temperatures this value can be lower too

 $\mu$ Controller powers TSic with a port pin through a simple RC filter.



#### 5.8 Appendix A: An Example of PIC1 Assembly Code for Reading the ZACwire™

In the following code example, it is assumed that the ZACwire $^{TM}$  pin is connected to the interrupt pin (PORTB, 0) of the PIC and that the interrupt is configured for falling edge interruption. This code should work for a PIC running between 2 MHz to 12 MHz.

TEMP_HIGH	EQU	0X24	;; MEMORY LOCATION RESERVED FOR TEMP HIGH BYTE
TEMP_LOW	EQU	0X25	;; MEMORY LOCATION RESERVED FOR TEMP LOW BYTE
			;; THIS BYTE MUST BE CONSECUTIVE FROM TEMP_HIGH
LAST_LOC	EQU	0X26	;; THIS BYTE MUST BE CONSECUTIVE FROM TEMP_LOW
TSTROBE	EQU	0X26	;; LOCATION TO STORE START BIT STROBE TIME
ORG	0X004		;; ISR LOCATION

.....

CODE TO SAVE ANY NEEDED STATE AND TO DETERMINE THE SOURCE OF THE ISR GOES HERE. ONCE YOU HAVE DETERMINED THE SOURCE IF THE INTERRUPT WAS A ZAC WIRE TRANSMISSION THEN YOU BRANCH TO ZAC\_TX

ZAC\_TX: MOVLW TEMP\_HIGH ;; MOVE ADDRESS OF TEMP\_HIGH (0X24) TO W REG MOVWF FSR ;; FSR = INDIRECT POINTER, NOW POINTING TO TEMP\_HIGH GET\_TLOW: MOVLW 0X02 ;; START TSTROBE COUNTER AT 02 TO ACCOUNT FOR

MOVWF TSTROBE ;; OVERHEAD IN GETTING TO THIS POINT OF ISR CLEF INDF ;; CLEAR THE MEMORY LOCATION POINTED TO BY FS









WAIT\_FALL:





STRB:	BTFSC GOTO BTFSS	TSTROBE,1 STATUS,Z RTI PORTB,0 STRB	;; INCREMENT TSTROBE ;; IF TSTROBE OVERFLOWED TO ZERO THEN ;; SOMETHING WRONG AND RETURN FROM INTERRUPT ;; LOOK FOR RISE ON ZAC WIRE ;; IF RISE HAS NOT YET HAPPENED INCREMENT TSTROBE
BIT_LOOP:	CLRF	BIT_CNT	;; MEMORY LOCATION USED AS BIT COUNTER
	CLRF	STRB_CNT	;; MEMORY LOCATION USED AS STROBE COUNTER
	CLRF	TIME_OUT	;; MEMORY LOCATION USED FOR EDGE TIME OUT

;; MEMORY LOCATION USED FOR EDGE TIME OUT ;; WAIT FOR FALL OF ZAC WIRE ;; NEXT FALLING EDGE OCCURRED **BTFSS** PORTB,0 PAUSE\_STRB TIME\_OUT,1 WAIT\_FALL GOTO **INCFSZ** 

;; CHECK IF EDGE TIME OUT COUNTER OVERFLOWED GOTO

GOTO RTI ;; EDGE TIME OUT OCCURRED

PAUSE_STRB:	INCF	STRB_CNT,1	;; INCREMENT THE STROBE COUNTER
	MOVF	TSTROBE, O	;; MOVE TSTROBE TO W REG
	SUBWF	STRB_CNT,0	;; COMPARE STRB_CNT TO TSTROBE
	RTECC	CTATLIC 7	IE EOLIAL THEN IT IS TIME TO STROBE

STATUS,Z ;; IF EQUAL THEN IT IS TIME TO STROBE
PAUSE\_STRB ;; ZAC WIRE FOR DATA, OTHERWISE KEEP COUNTING
;; LENGTH OF THIS LOOP IS 6-STATES. THIS HAS TO
;; MATCH THE LENGTH OF THE LOOP THAT ACQUIRED TSTROBE GOTO

STATUS,C **BCF** 

BTFSC PORTB,0

;; CLEAR THE CARRY
;; SAMPLE THE ZAC WIRE INPUT
;; IF ZAC WIRE WAS HIGH THEN SET THE CARRY
:: ROTATE CARRY—7AC WIRE INTO LCD OF RESIDENCE. STATUS, C BSF ;; ROTATE CARRY=ZAC WIRE INTO LSB OF REGISTER ;; THAT FSR CURRENTLY POINTS TO **RLF** INDF,1

;; CLEAR THE EDGE TIMEOUT COUN **CLRF** TIME\_OUT

;; IF RISE HAS OCCURRED THEN WE ARE DONE WAIT\_RISE: BTFSC PORTB.0

GOTO NEXT\_BIT INCFSZ TIME\_OUT, 1

;; INCREMENT THE EDGE TIME OUT COUNTER GOTO WAIT\_RISE

GOTO RTI

;; EDGE TIME OUT OCCURRED.

INCF ;; INCREMENT BIT COUNTER NEXT\_BIT: BIT\_CNT,1 ;; THERE ARE 8-BITS OF DATA ;; TEST IF BIT COUNTER AT LIMIT MOVLW 0X08 SUBWF BIT\_CNT,0

**BTFSS** STATUS,Z ;; IF NOT ZERO THEN GET NEXT BIT BIT\_LOOP GOTO

CLRF TIME\_OUT ;; CLEAR THE EDGE TIME OUT COUNTER

WAIT\_PF: **BTFSS** PORTB,0 ;; WAIT FOR FALL OF PARITY

GOTO P RISE

TIME\_OUT,1 WAIT\_PF INCFSZ GOTO ;; INCREMENT TIME OUT COUNTER

GOTO RTI ;; EDGE TIMEOUT OCCURRED

;; CLEAR THE EDGE TIME OUT COUNTER P RISE: CLRF TIME OUT

WAIT PR: **BTFSC** PORTB,0 ;; WAIT FOR RISE OF PARITY

GOTO

NEXT\_BYTE TIME\_OUT,1 **INCFSZ** ;; INCREMENT EDGE TIME OUT COUNTER

GOTO WAIT\_PR GOTO RTI ;; EDGE TIME OUT OCCURRED













INCF FSR,1 MOVLW LAST\_LOC NEXT\_BYTE: ;; INCREMENT THE INDF POINTER SUBWF FSR,0 BTFSS STATU ;; COMPARE FSR TO LAST\_LOC ;; IF EQUAL THEN DONE STATUS,Z GOTO WAIT\_TLOW

;; IF HERE YOU ARE DONE READING THE ZAC WIRE AND HAVE THE DATA ;; ;; IN TEMP\_HIGH & TEMP\_LOW ;;

;; IN TEMP\_HIGH & TEMP\_LOW ;;

WAIT\_TLOW: WAIT\_TLF: CLRF TIME\_OUT BTFSS PORTB,0 ; WAIT FOR FALL OF PORTB, 0 INDICATING ; START OF TEMP LOW BYTE

GET\_TLOW TIME\_OUT WAIT\_TLF GOTO **INCFSZ** GOTO

GOTO RTI ; EDGE TIMEOUT OCCURRED

RTI: ;; RESTORE ANY STATE SAVED OFF AT BEGINNING OF ISR ;;

INTCON,INTF :: BCF

;; CLEAR INTERRUPT FLAG ;; ENSURE INTERRUPT RE-ENABLED ;; RETURN FROM INTERRUPT INTCON,INTE **BSF RETFIE** 















#### 6. Die and Package Specifications

#### 6.1 SOP-8

The following dimensional drawings are for the TSic Series SOP-8 (SOIC Narrow, 0.150) package. See Table 1.1 and Table 1.2 on the next page for the dimensions labeled in these diagrams. Unless specified otherwise, dimensions are





#### Notes:


- Maximum thickness allowed is 0.015
- Dimensioning and tolerances:

Decimal	Angular	3rd Angle Projection
.xx ±0.01"	±1 °C	\$ 7
.xxx ±0.002"		
.xxxx ±0.0010"		

- 3
- "T" is a reference datum
  "D" & "E" are reference datums and do not include mold flash or protrusions but do include mold 4 mismatch and are measured at the mold parting line. Mold flash and protrusions do not exceed 0.006 inches at the end and 0.01 " at the window
- 5. "L" is the length of the terminal for soldering to a substrate "N" is the number of terminal positions
- 6.
- Terminal positions are shown for reference only
- 7. Formed leads are planar with respect to one another within 0.03 " at the seating plane
- 9. The appearance of the pin 1 marker is optionally
- either the round type or the rectangular type

  10. Country of origin location on package bottom is optional and depends on assembly location
- Controlling dimension: Inches
- This part is compliant with JEDEC Standard MS-012, Variation AA, AB & AC

#### 6.1.1 SOP-8 Pin Assignment



Pin	Name	Description
1	V+	Supply voltage (3 V to 5.5 V)
2	Signal	Temperature output signal
4	Gnd	Ground
3,5-8	TP/NC	Test pin / NC Do not connect













#### 6.1.2 Inches

	Common Dimensions			Note		3		S	
				Note	Variations		D		N
	MIN	NOM	MAX			MIN	NOM	MAX	
Α	0.061	0.064	0.068		AA	0.189	0.194	0.196	8
A1	0.004	0.006	0.0098		AB	0.337	0.342	0.344	14
A2	0.055	0.058	0.061		AC	0.386	0.391	0.393	16
В	0.0138	0.016	0.0192						
C	0.0075	0.008	0.0098						
D	D See variations		3						
Е	0.15	0.155	0.0157						
е	e 0.050 BSC								
Н	0.23	0.236	0.244						
h	0.01	0.013	0.016						
L	0.016	0.25	0.035						
Ν	N See variations		5						
	0 °	5°	8°						
Χ	0.085	0.093	0.1						

#### 6.1.3 Millimeters

	Common Dimensions			Note		3		S	
				Note	Variations		D		N
	MIN	NOM	MAX			MIN	NOM	MAX	
Α	1.55	1.63	1.73		AA	4.8	4.93	4.98	8
A1	0.127	0.15	0.25		AB	8.58	8.69	8.74	14
A2	1.4	1.47	1.55		AC	9.8	9.93	9.98	16
В	0.35	0.41	0.49						
C	0.19	0.2	0.25						
D	S	ee variatio	ns	3					
Е	3.81	3.94	3.99						
е		1.27 BSC							
Н	5.84	5.99	6.2						
h	0.25	0.33	0.41						
L	0.41	0.64	0.89						
Ν	N See variations		5						
	0 °	5°	8 °						
Χ	2.16	2.36	2.54						














#### 6.2 TO92




Millin	neters	Inc	hes
MIN	MAX	MIN	MAX
2.16	2.41	0.085	0.095
0.41	0.495	0.016	0.0195
0.41	0.495	0.016	0.0195
3.61	4.01	0.14	0.16
4.37	4.77	0.172	0.188
NOM	. 1.27	NOM	. 0.05
13	13.97	0.512	0.550
	MIN 2.16 0.41 0.41 3.61 4.37 NOM	2.16 2.41 0.41 0.495 0.41 0.495 3.61 4.01 4.37 4.77 NOM. 1.27	MIN MAX MIN 2.16 2.41 0.085 0.41 0.495 0.016  0.41 0.495 0.016 3.61 4.01 0.14 4.37 4.77 0.172 NOM. 1.27 NOM

#### 6.2.1 TO92 Pin Assignment

Pin	Name	Description
3	$V^+ (V_{DD})$	Supply Voltage (3 V to 5.5 V)
2	Signal	Temperature Output Signal
1	Gnd (V <sub>ss</sub> )	Ground

#### 6.3 Bare Die



1.61 mm

Pad positions














#### 6.3.1 Bare Die Pin Assignment


Pin	Name	Description
3	V+ (V <sub>DD</sub> )	Supply Voltage (3 V to 5.5 V)
2	Signal	Temperature Output Signal
1	Gnd (V <sub>ss</sub> )	Ground
	33	
Die Thickness:		390 um

Pad size: 68 μm x 68 μm

The analog and digital power and ground of the chip are wired to same substrate or Flex-Pad:  $V_{DDA}$  and  $V_{DDA}$  are wired to  $V_{DDA}$  and  $V_{SSA}$  and  $V_{SSA}$  are wired to Ground. The Signal pin needs only one wire.



#### 7. TSic Block Diagram







Innovative Sensor Technology IST AG, Stegrütistrasse 14, 9642 Ebnat-Kappel, Switzerland Phone: +41 71 992 01 00 | Fax: +41 71 992 01 99 | Email: info@ist-ag.com | www.ist-ag.com