IoT, Wearable, & Low Power: Performance Optimized Quartz Crystals

APPLICATION NOTE - 1024



The IoT market is on an explosive pace of growth with industry projections of \$470B for IoT related hardware, software, and other comprehensive solutions. The current installed base of 15.4B devices is expected to exceed 30.7B by 2020.

Major IC OEM's including Intel, ARM, Samsung, and QUALCOMM are actively engaged in the development of reduced process geometries down to 10nm and even 7nm FinFET architectures.

Major Foundry Semiconductor Fabrication Trends



Intel TSMC Samsung ARM 10nm production expected by mid 2017, 7nm by 2018/19 10nm started production in 2016, 7nm by 2018 10nm production started in Q4-2016, 7nm in R&D Working with TSMC for 10nm, 7nm in R&D

The primary driving force behind this industry trend is related to the reduction in total consumed power, while improving overall performance. This effort is being undertaken to facilitate the practical implementation of battery powered end-solutions (consumer, medical, IoT, industrial, etc.), requiring extremely low power in a feature-rich environment. These advancements, however, have significantly impacted the traditional clocking circuit.



The integrated clocking scheme is predominantly based on the world renowned Pierce Oscillator configuration; a simplified configuration is depicted in graphic 3A-3B.



As the low power operation becomes paramount, the current mirrors biasing the inverter amplifier stage in the Pierce Oscillator loop are "starving" the amplifier. This approach has a significant impact on the transconductance of the inverter amplifier block which, in-turn, has a profound effect on the forward gain margin ($G_{\rm M}$) of the closed-loop oscillator circuit.

The relationship between the forward gain (G_{M}) and amplifier transconductance is defined as follows:

$$G_{M} = g_{m} / g_{mcritical}$$
 (1)

Whereas;

g_m = inverter amplifier's transconductance in μA/V

 $g_{m(critical)}$ = critical transconductance value to keep the amplifier in linear region

For robust oscillations using an inverter amplifier as the gain stage, it has been a well-established industry practice to target $G_{_M} \ge 5.0$ with a minimum desired value of ≥ 3.0 .

For closed loop oscillator circuit, ${\boldsymbol{g}}_{\text{m(critical)}}$ is defined as follows:

 $g_{m(critical)} = 4 * ESR * (2\pi F)^2 * (C0 + CL)^2$ (2)



Whereas;

ESR = Effective Series Resistance of the resonator element (generally a quartz crystal)... units in $k\Omega$'s or Ω 's.

F = resonant frequency of the resonator element (in the case of quartz crystals, generally parallel resonant frequency @ a specific plating load)... units in kHz or MHz

C₀ = composite package and electrode capacitance of the resonator element...... units in pF.

 C_L = Plating load of the resonator element...... units in pF.

From equation (1), to achieve higher G_M value, it is best to decrease the $g_{m(critical)}$ value. From equation (2), with the final goal of increasing the G_M value, it is critical to reduce the impact of all three parameters (ESR, C_0 and C_1).

The value of C_0 can be well controlled with careful design of the electrode pattern, as well as, utilization of state-of-the-art, small profile, ceramic packages. The ESR and C_L however, present a unique challenge. These two parameters have a diverging dependence meaning that, as C_L is decreased, ESR tends to rise; so the net impact has a tendency to stay flat or worsen.

This challenge is further exacerbated with significantly reduced values of the intrinsic g_m within the latest geometry FPGAs, μ Controllers, μ Processors, ASSP, etc. For example, 14nm node based, low-energy μ Controllers have specified g_m value of as low as 2.7 μ A/V for the 32.768kHz embedded oscillator loop.

Let's illustrate the impact on the closed loop gain margin (G_{M}) with varying plating loads at fixed g_{m} and C_{0} value in a 32.768kHz oscillator loop, over an ESR variance for the tuning fork, 32.768kHz crystal.

As is evident from this analysis, the crystal plating load has a profound impact on the closed-loop-gainmargin (G_M); with fixed C_0 and g_m values. Further, as the g_m value decreases in 10nm and smaller geometry silicon, the ability to sustain oscillations will become increasingly challenging.



It is also important to point out that the inverter amplifier's g_m will generally have a spread of $\pm 5\%$ to > $\pm 15\%$ from part-to-part and wafer-to-wafer. Therefore, it is essential that the crystal resonator design accommodates real-world tolerance effects.

Abracon has taken above specified variables into account in developing its ABS06W and ABS07W series of tuning fork crystals in 2.0x1.2x0.6 mm and 3.2x1.5x0.9 mm, respectively.

To achieve optimal in-circuit performance, Abracon optimized the electrode pattern to reduce the overall effects of C_0 such that, the maximum guaranteed (electrode + package) capacitance is 2.0 pF in 2.0x1.2x0.6mm package and an industry leading 1.30 pF maximum in 3.2x1.5x0.9 mm package.

With revolutionary blank design & processing techniques, Abracon was able to substantially reduce the ESR of these solutions over extended operating temperature range of -40°C to +125°C; while simultaneously reducing the plating load to Industry leading 3.0 pF.







Abracon has employed unique production tuning techniques to tighten both the set-tolerance and ESR distribution at room temperature.



Set Tolerance in ppm; relative to 32.768kHz into 3pF load



6A.





Plots 6A through 6D depict Abracon's ability to minimize the ESR value of these solutions; while reducing the plating load to an Industry leading 3.0 pF.

It should be noted that the majority of the consumer market/IoT end-solutions have an operating temperature range of -20°C to +70°C. In this narrower operational range, ABS06W & ABS07W devices offer exceptionally Iow ESR values; further enhancing the in-circuit gain margin with today's, energy saving silicon. Abracon has taken measures to ensure stateof-the-art ESR performance over the entire -40°C to +125°C operational range and, is the only OEM that guarantees ESR performance values over wider operational temperature ranges.

Abracon also recognized the need to employ these design, process, and production techniques and successfully implemented them to offer a broad breadth of IoT optimized quartz crystals in the MHz range. Since one package cannot satisfy all endsolution form-factor needs, Abracon has developed the following solutions addressing a comprehensive market need:



78.					
Series Name	Size (mm)	Frequency Range (MHz)	CL Options (pF)	ESR Range (Ω)	Available OTR (°C)
ABM12W	1.6x1.2x0.4	24 to 52	4, 6, 7 & 8	80 to 120	-40 to +125
ABM11W	2.0x1.6x0.5	16 to 50	4, 6, 7 & 8	60 to 200	-40 to +125
ABM10W	2.5x2.0x0.6	16 to 50	4, 6, 7 & 8	70 to 100	-40 to +125
ABM8W	3.2x2.5x0.75	10 to 54	4, 6, 7 & 8	50 to 150	-40 to +125
ABS07W	3.2 x 1.5 x 0.9	32.768kHz	3	45-70	-40~+125
ABS06W	2.0 x 1.2 x 0.6	32.768kHz	3	65-120	-40 ~+125

7 ^

Abracon's ability to plate these solutions at industry leading 4.0 pF plating capacitance, while keeping the ESR at the minimum possible value ensures that these solutions not only mate well with today's 22nm or 14nm FinFET technology, but more importantly, are optimized to ensure optimal performance with next generation solutions including 5nm nodes in the near future.

The data in plots 8A through 8H outline the superior performance of Abracon's MHz, IoT Optimized Quartz Crystals plated at 4.0 pF load:

ABM12W package: (1.60 x 1.20 x 0.40 mm)





ABM11W package: (2.00 x 1.60 x 0.50 mm)



8D.

ESR (Equivalent Series Resistance) vs. Operating Temperature



ABM10W package: (2.50 x 2.00 x 0.60 mm)



ESR (I

8F.

ESR (Equivalent Series Resistance) vs. Operating Temperature



AN-1024 | 4

9A.







Abracon's ability to:

- guarantee (electrode + package capacitance) "C0" of 2.0pF maximum
- accurately plate the Quartz Blanks @ 4.0 pF plating load, in as small as 1.6x1.2x0.4 mm package
- and simultaneously reduce the ESR of the crystal

collectively represents a paradigm shift in the performance capability of optimized quartz crystals at commodity prices.

This capability yields a significant enhancement in the closed loop Gain Margin (G_M) with exiting 22nm or 14nm nodes and, ensures a robust performance with next generation 10nm, 7nm and even 5nm FinFET silicon. A comparison below between crystals plated at 4.0 pF vs. 10.0 pF with C0=2pF clearly outlines this advantage.



Abracon's IoT Optimized Quartz Crystals will be in Global Distribution stock, starting August-2017.



Author Information:

Syed S. Raza V.P. of Engineering

Contributor Information:

Dean Clark Senior Technical Manager

Brooke Cushman

Associate Engineer

Published: August 17, 2017

For technical questions, please contact Abracon at: tech-support@abracon.com

5101 Hidden Creek Lane Spicewood, TX 78669, USA

