

Solving Complex Computational Challenges for Advanced Motor Power Control Electronics


Dr. Giulio Corradi
Principal Architect ISM Xilinx




What You Will Learn in this session

- > **SiC 3-Level and 2-Level inverter platform with Xilinx ZYNQ**
 - >> Basis for a versatile power system controller for Silicon Carbide –
 - >> How to use ZYNQ in modern power system controllers
 - >> Linux, Python and Jupyter-Notebook, Scilab, Matlab, Hardware in the loop possibilities and solutions
 - >> ZYNQ7000 TLIMOT inverter features
 - >> ZYNQ Ultrascale+ extension
- > **Make you familiar with Xilinx open source EDDP and SPYN projects**
 - >> The project and PYNQ framework
- > **Safety for drives with ZYNQ Ultrascale+**


Evolution of Typical Electric Drives



New Technologies - Software Demand on Drives



Speed of hardware technology changes and complexity




Mixed Criticality


Mostly Control

Control + Safety

A.I./ Machine Learning




Incumbency of Mixed Criticality




Integration into Single Hardware Unit

Drive systems integration evolution


TRADITIONAL
DRIVE



MORE INTEGRATED
DRIVE



Fully
Integrated



Still the largest part

SiC Power Switches




Power switches go Wide Band Gap semiconductor

MATERIAL	Band Gap
Germanium	0.66
Silicon	1.1
Gallium Arsenide	1.4
Silicon Carbide	3.3
Gallium Nitride	3.4

Wide-bandgap semiconductors permit to operate:

- At much higher voltages,
- At higher switching frequencies
- At higher temperatures than silicon and gallium arsenide



SiC Advantages

Technology



- > Silicon Carbide (SiC) is a power transistor comprised of silicon (Si) and carbon (C)
- > It sustains high voltages, with low series resistance, and low conduction losses
- > Its high band gap allows it to switch higher voltages and currents at higher temperatures

Benefits

- > Smaller inductors
- > Smaller heat sinks
- > Higher switching frequency than IGBT
- > Smaller capacitors

Applications

- > Solar inverters
- > Motor drives
- > DC-AC inverters
- > Power Factor Correction



Customer projects SiC MosFET - OBC

40kW on-board rapid charger for E-Bus fleet (36 SiC MosFETs/system)

Performance traits:

- Excellent current sharing
- Good dvdt control (>25V/ns)
- Active rectification
- zero field fails



Public Information

ON Semiconductor



40KW rapid charger - Source On Semiconductor (2018)



Tesla Model 3 is using Silicon Carbide MOSFETs for its main inverter - Source PntPower.com (2019)

General Challenges

> SiC drive challenges

- >> Control of SiC gate rise and fall time
- >> Dead time
- >> Gate charge
- >> dV/dt

> Precise and fast control strategies for best SiC usage

- >> Fast FOC (Field Orientation Control)
- >> Model Predictive Control (MPC)

> Fast Acquisition and Data Logging for advanced applications

- >> Predictive maintenance
- >> Machine Learning based diagnostic and optimization

> Power Switches Topology

- >> Selection of proper topology to minimize component
- >> More switches compared to 2-levels
- >> Certain topologies require blocking diodes
 - Additional cost
 - Less reliability

> Power Modulator Stage

- >> Four switches to be controlled per inverter phase instead of just two
- >> More PWM compared to 2-LEVEL
- >> For equally split dc-link ($dc_link/2$) is required an actively controlled neutral point
- >> Increased control effort to balance $dc_link/2$
- >> State space vectors 3 times more complex


Xilinx TLIMOT 3-Level and 2-Level Inverter

Experience with SiC Since 2014

System View




Xilinx-QDESYS SiC 3-Level, 10kW Inverter (2014)



- > **High speed inverter designed in 2014**
 - >> Still a top notch platform
 - >> Extensible to ZYNQ Ultrascale+
- > **Small switching losses at high frequencies, i.e., from 96 kHz to 625kHz - Tested**
- > **Efficiency of Si-C inverters is found to be 99.25% even at 625kHz for the 10kW inverter - Tested**
- > **Tested with PMSM motors up to 500,000 RPM.**
- > **Since 2014 applied in:**
 - >> Avionics
 - >> Automotive
 - >> Traction
 - >> Industrial Drives
 - >> Propulsion
 - >> Education (Universities, Researchers)
 - >> Lab-tests

All trademarks or registered trademarks are property of their respective owners.

QDESYS Zynq-7000 160kW – 2 Level SiC800V 300A



PicoZed SOM
MicroZed SOM



A CREE COMPANY

CAS300M12BM2 1.2kV, 5.0 mΩ All-Silicon Carbide Half-Bridge Module *C2M MOSFET and Z-Rec™ Diode*

V_{DS}	1.2 kV
$E_{sw, Total @ 300A}$	12.0 mJ
$R_{DS(on)}$	5.0 mΩ

Features

- Ultra Low Loss
- High-Frequency Operation
- Zero Reverse Recovery Current from Diode
- Zero Turn-off Tail Current from MOSFET
- Normally-off, Fail-safe Device Operation
- Ease of Paralleling
- Copper Baseplate and Aluminum Nitride Insulator


System Benefits

- Enables Compact and Lightweight Systems
- High Efficiency Operation
- Mitigates Over-voltage Protection
- Reduced Thermal Requirements
- Reduced System Cost


Package 62mm x 106mm x 30mm



Propulsion Control – 2 Level SiC Inverters (NASA X-57)




- > **QDESYS Motor Control** implemented on Xilinx ZYNQ FPGA+ARM
- > **Redundant Architecture:** each power train contributes half of the torque
- > **Alluminium enclosure** (EMI shielding) Aerospace connectors for I/O
- > Running at **200%** of power
- > **Software validated**
- > Environmental screening (shake and brake) completed



TLIMOT Hardware Details



Fast Switching Needs a Good Gate Driver




- > Optimization for fast switching is a challenging task.
- > Major contributors to the switching behaviour:
 - >> Gate driver,
 - >> Gate resistor,
 - >> Voltage overshoot caused by inductive parasitics
 - >> Bus bar behaviour
 - >> DC-Link capacitors

This is an example only every application has its own specificity – many semiconductor manufacturers produces integrated gate drivers

Lesson learned – gate drivers designed for IGBT perform poorly with SiC – beware!

Power Switch Topology


NPC (Standard) Only 3 levels



3L NPC phase leg 10 semiconductors:

- > 4 SiC
- > 4 Free-Wheeling Diodes
- > 2 Clamping Diodes

TNPC (Adopted configuration for TLIMOT) 2 levels and 3 levels



3L TNPC phase leg 8 semiconductors:

- 4 SiC
- 4 Free-Wheeling Diodes



Maximum DC-link voltages:

- > 400VDC using 650V semiconductors,
- > 800VDC using 1200V semiconductors,
- > 1200VDC using 1700V semiconductors

Current Sensors Used With SiC and Zynq


Melexis

- > ~250KHz Bandwidth
- > +/- 7.5mT





LEM

- > ~240 kHz Bandwidth
- > 50A...1200A




Allegro

- > ~120kHz Bandwidth
- > 50A...200A



To XADC - Sigma-Delta or external ADC

TLIMOT Sensing (Shunt)




COLD ZONE


HOT ZONE

- > Highest bandwidth (Shunt)
- > Low latency (response time)
- > Sigma-Delta modulator (in FPGA)
 - >> Full digital A/D
 - >> Sinc3 filters for reconstruction
 - >> Polyphase Sinc3 for lower response time

Other ADC used



Acquires 2 channels simultaneously




Acquires 8 channels simultaneously

General Architecture TLIMOT




Zynq-7000 SoC


1st Generation




Zynq Ultrascale + 2nd Generation



General Architecture



Software Architecture – Linux-Based




GUI and Interfaces




Real Time Observability with the GUI (National Instrument Labstudio)

Stator Currents I_{α}, I_{β}



Stator Currents vs Time




Rotor Angle


I_{β}

I_{α}

Stator Voltages V_{α}, V_{β}



Stator Voltages vs Time




Homopolar Component

Rotor Angle




V_{α}

V_{β}

V_{γ}




Real Time Frequency Analysis



Carrier 78KHz

Motor's Speed



Carrier 78KHz

Python Interface

Jupyter - Notebook

```
In [1]: import time
import math
import matplotlib
import numpy as np
import matplotlib.pyplot as plt
from mcm2arlib import mcm2arlib

In [2]: mcm=mcm2arlib()

In [3]: mcm.qmx_loadlink("")

In [4]: mcm.qmx_startup()

In [5]: print("s/w version = %s" % (mcm.qmgs_sw_version()))
s/w version = 2.1.39

In [6]: IVPLOGGER_ACQ_CTRLST_READY=(1<<3) # acquisition ready

In [ ]:

In [7]: # LPF1 fcut to K conversion
def lpf1_K(Ts,Fcut):
    tau=1.0/(2.0*np.pi*Fcut)
    n=tau/Ts
    T=1.0/(math.exp(1.0/n)-1.0)
    K=1.0/(1.0+T)
    return K

In [8]: # arm for ivpl acquisition
def startivplacq(motor):

    mcm.qmpm_ivpl_synmod(motor,1) # 0=free run, 1=sync with electric angle
    mcm.qmpm_ivpl_automesz(motor,1) # 0>manual 1=automatic sample eval
    mcm.qmpm_ivpl_numwaves(motor,4) # num of electric cycles
    mcm.qmpm_ivpl_numsmp(motor,8192) # num samples
    mcm.qmpm_ivpl_howmany(motor,-1) # unlimited

    mcm.qmx_process() # surround elab


    mcm.qmxc_ivpl_start(motor) # initiate log

In [9]: # display Log data
def dispivplacq(motor):

    # get data
    [iph_s_a,iph_s_b,iph_s_c,ibus_x,vphs_a,vphs_b,vphs_c,vbus_x,vphs_n,angle] = mcm.qmgs_ivpl_data_s(motor)
```

Full
Controllability

Displayed Results



Useful Links TLIMOT

- > **Information** http://www.qdesys.com/pdf/MotorControlSolutions_QDESYS_Material.pdf
- > **Requests to:** info@qdesys.com




EDDP Open Source (No SiC)




EDDP – Electric Drive Demonstration Platform

- PMOD connection between Control Board & EDPS
- Default motor – 15W BLDC
- Encoder included
- EDPS – Supports Up to 1KW


Control Board



Python Control – SPYN Project



EDPS (Electric Drive Power Stage)




PYNQ

IIoT-EDDP + PYNQ

- Access To Motor Control Parameter
- Request Status Information from the Motor
- Programmatic Control of Motor
- Continuous Status Capture from Motor
- Plots to Visualize Captured Data
- Storing Captured Data for Analytics
- Live Interactive Plots to Investigate Data

Predictive Control

- > Use system's model for predicting the future behaviour of the controlled variables
- > Optimal actuation according to predefined optimization criterion



Finite Control Set Model Predictive Control – SPYN

> Jupyter as the interface to the real time controller

```
In [ ]: > # control widgets↔
```

Use the hardware switch SW0 to change between FOC and MPC.

Motor mode

RPM 1000 (only for FOC)

Iq in mA 880 (Iq set point for FOC and MPC)



$\lambda_u * 1000$ 0.00 (switch cost weight for MPC)

```
In [ ]: > # Capture Interface Widgets↔
```

Capture: Ia / Ib (filtered) Ia / Ib (raw) Ialpha / Ibeta Id / Iq
 Vd / Vq Valpha / Vbeta Va / Vb / Vc V_PWM

Decimation: 1 Sample Count: 4096

Ready for next Capture.




Safety




Safety capabilities

Device Domains

- > Full Power Domain (FPD)
- > Low Power Domain (LPD)
- > Programmable Logic (PL)




- > Isolated Domains
 - >> Battery Power Domain (BPD)
 - >> Low Power Domain (LPD)
 - >> Full Power Domain (FPD)
 - >> Programmable Logic (PL)
- > Each power domain is separated
 - >> By 50x the min spacing
 - >> ~10 um



LOW POWER DOMAIN

1. Lockstep for R5s
2. Triple Modular Redundancy (TMR) for Platform Management Unit (PMU) and Configuration & Security Unit (CSU)
3. ECC for TCM, OCM, CSU and PMU RAMs
4. Memory & Peripheral Protection Units provide functional isolation
5. CCF coverage by clock, voltage, and temperature monitors
6. Logic Built In Self Test (LBIST) for checkers & monitors at power-on
 - Peripherals coverage by end-to-end software protocols
7. Software Test Library (STL) for GIC, interconnect, SLCRs & error injection



SIL3 HFT = 1



Certificate / Certificat
Zertifikat / 合格証

XILINX 1502011 C001
exida hereby confirms that the:

Zynq UltraScale+ MPSoC

Xilinx, Inc.
San Jose, CA, USA

Has been assessed per the relevant requirements of:
ISO 26262:2011 Parts 2, 4, 5, 6, 7, 8, 9 and 10
IEC 61508:2010 Parts 1, 2 and 3
and meets requirements providing a level of integrity to:
Systematic Integrity: ASIL C and SIL 3 (HFT1)

Safety related function:
The MPSoC supports the execution of safety related software. A failure in the LPD subsystem caused by a hardware fault shall not cause the LPD to go into an unsafe state for a time greater than the specified fault tolerance time interval.

Application restrictions:
The MPSoC shall be used per the requirements described in the Zynq UltraScale+ MPSoC Safety Manual (UG1226) and Software Safety User Guide (UG1220).

Revision 1.3 August 14, 2018
Surveillance Audit Due October 1, 2020






Evaluating Assessor
Michael Medeloff
Certifying Assessor

Page 1 of 2

Architecture of the single chip HFT=1 Drive



HMI = Human Machine Interface
 ML = Machine Learning
 TSN = Time Sensitive Network
 SIL = Safety Integrity Level
 OCM = On Chip Memory
 TCM = Tightly Coupled Memory

External Memory

© Copyright 2019 Xilinx

Improved modularity and reduced criticality impact

XILINX

Learn More...

> Learn More about Motor and Inverter Control with Xilinx

>> <https://www.xilinx.com/publications/solution-briefs/xilinx-drives-and-motor-control-solution-brief.pdf>


> Learn More about TLIMOT

>> <https://www.xilinx.com/products/boards-and-kits/1-6g18zh.html>


> Learn More about EDDP, SPYN (same HW, different designs)

>> <https://github.com/Xilinx/IloT-EDDP>

>> <https://github.com/Xilinx/IloT-SPYN>



[White Paper](#)



[Watch Webinar ON DEMAND](#)

YouTube Videos:

[Getting Started with the Electric Drives Demo SPYN Quick Take Video on YouTube](#)

Xilinx.com Videos:

Available in English (xilinx.com)

Chinese (china.xilinx.com)

Japanese (japan.xilinx.com)

[SPYN Quick Take Video on Xilinx.com](#)

Adaptable.
Intelligent.

